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Abstract 
In this work by employing numerical three-dimensional simulations we study the 
electrical performance and short channel behavior of several multi-gate transistors 
based on advanced SOI technology. These include FinFETs, triple-gate and gate-all-
around nanowire FETs with different channel material, namely Si, Ge, and III-V 
compound semiconductors, all most promising candidates for future nanoscale 
CMOS technologies. Also, a new type of transistor called “junctionless nanowire 
transistor” is presented and extensive simulations are carried out to study its 
electrical characteristics and compare with the conventional inversion- and 
accumulation-mode transistors. We study the influence of device properties such as 
different channel material and orientation, dimensions, and doping concentration as 
well as quantum effects on the performance of multi-gate SOI transistors. For the 
modeled n-channel nanowire devices we found that at very small cross sections the 
nanowires with silicon channel are more immune to short channel effects. 
Interestingly, the mobility of the channel material is not as significant in determining 
the device performance in ultrashort channels as other material properties such as the 
dielectric constant and the effective mass. Better electrostatic control is achieved in 
materials with smaller dielectric constant and smaller source-to-drain tunneling 
currents are observed in channels with higher transport effective mass. This explains 
our results on Si-based devices.  
In addition to using the commercial TCAD software (Silvaco and Synopsys 
TCAD), we have developed a three-dimensional Schrödinger-Poisson solver based 
on the non-equilibrium Green’s functions formalism and in the framework of 
effective mass approximation. This allows studying the influence of quantum effects 
on electrical performance of ultra-scaled devices. We have implemented different 
mode-space methodologies in our 3D quantum-mechanical simulator and moreover 
introduced a new method to deal with discontinuities in the device structures which 
is much faster than the coupled-mode-space approach. 
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Chapter 1 : Introduction 
1.1. Scaling of CMOS technology 
Electronics products and their related services hold considerable a share of today’s 
world economy. Since the concept of an integrated circuit (IC) was introduced by    
J. Kilby in 1958, the number of electronic components on a microchip has increased 
exponentially with time while the performance of transistors on a microchip has also 
been improved. In 1965 Gordon Moore predicted that the number of transistors on a 
chip would be doubled every 18 month, which has been valid for the past four 
decades. However, conventional MOSFET structures are reaching scaling limits and 
short-channel effects (SCEs) have become a huge problem for end-of-the-roadmap 
technologies. In an ideal MOSFET the channel potential is controlled by the gate 
electrode only, however, in devices with a very short channel length the drain 
potential can significantly influence the channel potential and degrade the control of 
the gate on the channel potential. This causes the short-channel effects that degrade 
the device performance. This degradation includes the drain-induced barrier 
lowering (DIBL), increased off-state leakage current (Ioff) and subthreshold swing 
(SS), and the threshold voltage roll-off. These short-channel effects can jeopardize 
CMOS scaling. Decreasing the gate oxide thickness and the source/drain junction 
depth while decreasing the gate length, has been used to minimize these short-
channel effects in conventional bulk MOSFETs. However, scaling of the SiO2 gate 
oxide reached a physical limitation at around ~2nm due to the increased gate leakage 
current caused by the tunneling through the oxide. For this reason higher permittivity 
materials were proposed to be used as gate dielectrics. These allow further reduction 
of the equivalent oxide thickness (EOT) while using a physically thicker oxide. This 
helps to prevent the gate tunneling and allows for further scaling of MOSFETs. 
Nevertheless, shrinking MOSFETs to the sub-10nm regime can lead to a huge direct 
tunneling between source and drain which degrades the subthreshold swing, 
increases the leakage current and limits further scaling due to a huge increase of 
power dissipation. These are some of the serious challenges for the scaling of 
nanotransistors. 
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1.2. Advanced CMOS technology 
Silicon-on-Insulator (SOI) technology is able to solve some of the physical limits 
of bulk CMOS [1-3]. In SOI technology, transistors are made in a thin silicon layer 
sitting on top of a silicon dioxide layer. SOI technology is being used in many major 
semiconductor companies such as IBM, AMD and ST Microelectronics. SOI 
technology can push CMOS scaling beyond the limits of classical silicon devices [4-
6]. 
A schematic view of the bulk and SOI multi-gate FET, as well as, the cross-
section of different multi-gate FET (MuGFET) structures and their effective number 
of gates are shown in Figure 1.1 [7-12]. 
 
Figure 1.1 – Schematic of (a) bulk and SOI multi-gate FETS, as well as, (b) cross-section of 
different multi-gate FETS and their corresponding effective number of gates. 
 
The small silicon thickness of an SOI MOSFET can effectively suppress the 
leakage current compared to the conventional bulk MOSFET. This is done by 
eliminating the part of the channel region that cannot be effectively controlled by the 
gate. However, this may not be practical for very short devices as the channel 
thickness of a planar single gate SOI MOSFET needs to be ultra-thin (Tsi/4<Lgate) to 
suppress SCEs. But increasing the number of gates can increase the gate control 
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ability and relax the body thickness. In multiple-gate devices, the gate electrode is 
wrapped around a silicon wire to increase the gate control ability of the channel 
carriers. According to the International Technology Roadmap for Semiconductor 
(ITRS) the multiple-gate SOI MOSFETs can be scaled to sub-10nm dimensions and 
are promising candidates for future nanoelectronic devices (Figure 1.2 [13]). 
                                                                                
 
Figure 1.2 - Evaluation of potential solutions for logic CMOS [Source: ITRS Edition 2011]. 
 
1.3. New type of MOSFET 
Conventional Metal Oxide Semiconductor (MOS) transistors are made of two PN 
junctions (the source-channel junction and the drain-channel junction). For example, 
the n-channel MOSFET has an N-P-N structure while the p-channel device has a P-
N-P structure. To make faster and smaller devices for the electronic industry, scaling 
transistors down to the nano-scale regime is necessary. This scaling raises significant 
manufacturing challenges for semiconductor companies. Forming source/drain 
junctions in classical MOSFETs with very short channel length is very challenging 
because of the diffusion of source and drain dopant atoms in to the channel area of 
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these transistors, as shown in Figure 1.3. The diffusion of source and drain dopant 
atoms into the channel region becomes a bottleneck to the fabrication of transistors 
with very short channels, and as a result very low thermal budget processing 
techniques need to be used [14]. However, even with minimizing the diffusion of 
source/drain dopants to the channel region using of very costly techniques, the 
statistical variation of the impurity concentration caused by ion implantation or other 
doping techniques can cause variation of device parameters which is a problem.  
 
Figure 1.3 -  Source and drain doping of inversion-mode and junctionless transistor with short 
channel and ultra-short channel. 
 
 
Julius Edgar Lilienfeld introduced the first transistor in 1925 [15]. His field-effect 
device was very similar to the modern metal-oxide–semiconductor devices. It 
consisted of a thin semiconductor film deposited on a thin insulator layer, which on 
itself was deposited a metal electrode. The metal electrode acted as the gate of the 
device. It worked pretty similar to the modern MOSFET. The current flew in the 
resistor between two contact electrodes. The Lilienfeld device was a simple resistor 
that used a gate voltage to deplete the semiconductor film from carriers and 
modulate its conductivity. His transistor, unlike all other types of transistors, did not 
have any junction. A transistor is a solid-state active device that controls current 
flow, and the word “transistor” derives from “trans-resistor”. The Lilienfeld 
transistor was, technically, a gated resistor; its gate controlled the carrier density and 
the current flow. It is the simplest and first patented transistor structure, but it was 
never successfully fabricated. 
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As explained earlier, MuGFETs have an excellent gate-to-channel coupling and 
allow full depletion of the channel region even if it is heavily doped. The 
junctionless devices studied in this thesis do not need the formation of extremely 
abrupt source and drain junctions. The doping type and concentration in the channel 
region is equal to that in the source and drain regions, or at least to that in the source 
and drain extensions. This decreases the complexity and cost of the fabrication 
processes. 
 
1.4. Semiconductor device modeling 
As we discussed earlier rapid shrinking of semiconductor devices has increased 
the cost and complexity of the fabrication processes. Due to this fact, the 
optimization of these devices by trial and error methods is not economical. 
Computers are much cheaper resources and can be used for device modeling. Device 
modeling allows evaluation of device performance before their manufacturing as 
well as better understanding of device behavior using the simulation results of 
phenomena that cannot be readily measured. Using simulation software, carrier 
transport in semiconductor devices can be modeled at different levels of 
sophistication. A pure semi-classical treatment is appropriate for devices with large 
dimensions while for ultra-small devices, quantum treatment needs to be employed. 
For example, for devices with very small dimensions where the active channel is 
smaller than 25 nm, the semi-classical approach may lose its validity. The semi-
classical models (such as drift-diffusion, energy balance, hydrodynamic, etc.) which 
are most widely used in TCAD software to model carrier transport are derived from 
the solution of the Boltzmann Transport Equation (BTE). However, the BTE is not 
valid for devices with dimensions below the De Broglie wavelength. Some of the 
well-known methods which have been proposed to model carrier transport in 
semiconductor devices using the Schrödinger equation are Wigner transformations, 
Density Matrix approach and non-equilibrium Green's function technique [16-23]. 
These approaches are technically equivalent. However, their detailed methodology 
regarding the inclusion of the various quantum effects is different. The non-
equilibrium Green's function (NEGF) formalism has been well established in the past 
decades and has a great numerical stability. It has been used extensively to model 
quantum transport in single and multiple-gate MOSFETs. Using NEGF, different 
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types of scattering can be included in the carrier transport of the semiconductor 
devices. Therefore, we choose this method as base of our 3D numerical simulation 
tool. Figure 1.4 shows the diagram of some of the widely used semi-classical and 
quantum models [24-26]. 
 
 
Figure 1.4 – Diagram of some of the widely used semi-classical and quantum transport models. 
 
1.5. Thesis organization 
In this thesis we study the performance of different types of nano-scale multiple-
gate nanowire devices. To simulate devices with large dimensions, we use 
commercial TCAD software (Silvaco-TCAD and Synopsys-TCAD). We have also 
developed a three-dimensional quantum mechanical simulator based on the NEGF 
formalism and the effective mass approximation using MATLAB and COMSOL 
Multiphysics softwares to study the performance of different semiconductor (such as 
Silicon, Germanium and III-V materials) nanowire transistors in either the ballistic 
regime or in the presence of electron-phonon scattering. Chapter 2 introduces the 
quantum mechanical models which have been used in this thesis for the simulation 
of semiconductor devices with advanced device structures. Chapter 3 describes the 
principles and methods we have used to develop our 3D quantum-mechanical 
simulator which are based on non-equilibrium Green’s functions.  Chapter 4 presents 
the various electron-phonon scattering mechanisms in the framework of the NEGF 
formalism. In chapters 5-7, we present our simulation results on the investigation of 
the electrical performance in different Si, Ge, and III-V nanowire transistors. The 
influence of channel material on the performance of Si, Ge, III-V nanowire 
MOSFETs is studied and a comparison of the junctionless nanowire transistor versus 
Quantum 
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inversion-mode and accumulation nanowire transistors is presented. Finally, in 
chapter 8 conclusions are drawn and directions for the future research are suggested. 
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Chapter 2 : Semi-classical and quantum transport 
in n-channel MOSFETS  
 
2.1. Introduction 
Rapid shrinking of semiconductor feature sizes into the nanoscale regime, leads to 
complicated device behavior due to the occurrence of new physical phenomena at 
short dimensions and requires deeper understanding of actual operation of ultra-
scaled devices [1]. Moreover, the fabrication process becomes more complicated and 
time-consuming for devices at the nanoscale regime [2]. Due to this fact, optimizing 
these devices by pure trial-and-error methods is not economical and has to be done 
by other means. Technology computer-aided design (TCAD) offers both device and 
process simulation which can be used to model semiconductor device operation and 
fabrication, respectively. Using device simulation one can simulate the charge carrier 
transport and its related electrical behavior of semiconductor devices while using 
process simulation one can simulate physical processes such as material growth, 
oxidation, ion implantation, dopant diffusion, etching and metal deposition in device 
fabrication. 
The important goal of using device simulation tools is to capture the necessary 
physics needed to evaluate accurate device operation and at the same time minimize 
the computational time and cost. Semiconductor device simulation can be done by 
solving self-consistently the transport equations that govern charge flow and the 
equations of the fields that drive charge flow. These equations are coupled, hence  
simultaneous solution is required [2]. From the solution of Maxwell’s equations, the 
fields arising from external sources, as well as charge and current densities can be 
obtained. In the absence of a changing magnetic field, only the electric fields arising 
from the solution of the Poisson’s equation are required. At larger scales (devices 
down to 0.5um) the electrical characteristics of semiconductor devices can be 
estimated solving the drift-diffusion (DD) equations numerically. Scharfetter and 
Gummel proposed a very robust discretization of the DD equations for numerical 
simulation of carrier transport in semiconductor devices which is still used [3]. 
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However, shrinking of semiconductor devices to the submicron regime required the 
refinement and extension of transport models to capture the physical phenomena that 
occur in small-dimensions. The supply voltages cannot be scaled accordingly due to 
loss of circuit performance. As a result, the electric field inside these devices has 
increased, generating hot-carrier and non-local effects. These effects can dominate 
device performance of small-scale devices. To overcome the limitations of the DD 
model, many extensions have been proposed.  These extensions consider an 
additional balance equation for the average carrier energy and add a driving term to 
the current expression. This additional term is proportional to the gradient of the 
carrier temperature [4]. Many of these models exist and hydrodynamic and energy-
balance models are two of the most famous ones. However, these models do not 
have the capability to accurately simulate ultra-small devices. For these devices, the 
quantum simulation of carrier transport becomes necessary since the charge-carrier 
DeBroglie wavelength is comparable to scaled device features. Some of these 
quantum models are as follows. The quantum hydrodynamic model keeps all 
classical hydrodynamic features but adds some quantum corrections. The quantum-
kinetic equation (Wigner-Boltzmann) is accurate up to a single particle description. 
The Green’s functions include correlations in both space and time domain and can 
accommodate many-body effects. Finally, one could attempt the direct solution of 
the Schrödinger equation which can be performed only for small number of particles. 
Indeed, the simulation of ultra-scaled devices suffers from several computational 
challenges such as the necessity to solve both the carrier transport and Poisson’s 
equations for the full 3D domain. Very efficient algorithms, multi-processor 
platforms, and the appropriate level of approximation are essential to capture the 
necessary transport physics for the description of future technologies. 
 
2.2. Semi-classical transport 
2.2.1 Drift-Diffusion simulations 
The Boltzmann transport equation has been widely used to describe the transport 
properties of materials semi-classically [5]. However, combining the direct solution 
of the Boltzmann equation with field solvers for device simulation is 
computationally expensive. Therefore, another model based on the solution of the 
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so-called drift-diffusion equations is dominant for traditional semiconductor 
simulations. The drift-diffusion equations are local in terms of the driving forces. 
The DD model is based on the following set of equations [2]: 
 
Current equations: 
                2.1 
                 2.2 
 
Dn and Dp are the diffusion constants.  
 
Continuity equations (which are the conservation laws for the carriers): 
 
 
  
  
 
 
 
        2.3 
 
  
  
  
 
 
        2.4 
 
Un and Up are the net generation-recombination rates.  
 
Poisson’s equation: 
 
                     2.5 
   
where p, n are the electron and hole concentration and ND, NA are the donor and 
acceptor impurity concentrations. For the drift-diffusion equations, it is not possible 
to obtain a solution in one step and a non-linear iteration method is necessary. The 
two widely used methods are Gummel’s iteration [6] and Newton’s method [7]. 
 
2.2.2 Hydrodynamic simulations 
In deeply-scaled semiconductor MOSFETs velocity overshoot can occur which 
makes the drift-diffusion model invalid. In the HD model the information about 
average carrier energies is in the form of carrier temperatures. The electron gas is 
assumed to be in thermal equilibrium with the lattice temperature in the DD model. 
However, the presence of a strong electric field drives electrons to gain energy and 
 33 
 
increase the temperature of the electron gas (Tn) [2]. The pressure of the electron gas 
is proportional to nKbTn and the driving force becomes a pressure gradient instead of 
only the density gradient. As a result, a temperature gradient is added as an 
additional driving force. We can rewrite the current equation as follows: 
 
                        2.6 
 
where DT is the thermal diffusivity and Tn represents the electronic temperature. 
 
2.2.3 Energy-Balance simulations 
The energy balance model is another approach with higher order solutions to the 
general Boltzmann transport equation. It is suitable for simulations of deeply-scaled 
semiconductor MOSFETs and provides a more accurate description of device 
physics, especially effects such as velocity overshoot and non-local impact 
ionization which cannot be captured by the classical DD model. Energy balance 
models consider coupling of the current density to the carrier temperature, or energy. 
The current density equations from the DD model are modified to include this 
additional physical relationship [8].  
 
2.3. Quantum transport 
2.3.1 Introduction 
Ultra-scaled semiconductor devices have approached the quantum transport 
regime. To model the quantum transport phenomena one can use the non-equilibrium 
Green’s function (NEGF) formalism. NEGF is a very powerful and useful technique 
which was introduced at the beginning of the 1960’s [9-12]. Using NEGF one can 
study the time evolution of a many-particle quantum system. NEGF formalism and 
its mathematical derivation has been discussed extensively and can be easily found 
in the literature [13-15]; therefore here we do not present the many-body discussion 
of the NEGF formalism.  
The NEGF formalism has become a very popular approach in the development of 
quantum-mechanical simulators for CMOS nanoscale devices [16-23]. Even within 
the effective-mass approximation, it allows for the treatment of sophisticated 
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bandstructure models derived from the atomic level [14, 24-27]. The NEGF 
formalism has been widely used to simulate quantum ballistic transport (i.e., 
disregarding energy relaxation processes of charge carriers) in semiconductor 
devices [28-33] but different types of scattering processes can be treated with various 
degrees of approximation through the NEGF formalism [23, 25, 30, 34-36].  
Also, different numerical methods can be used to simulate 3D quantum transport 
in the conduction band of semiconductor MOSFETs within the effective mass 
approximation. Real-space and mode-space approaches are two different methods 
which can be used [37, 38]. Both real-space and mode-space approaches are able to 
model electron transport in arbitrary device structures with different shapes. These 
approaches discretize the Hamiltonian in spatial coordinates. The real-space 
approach is very general and accurate but it requires huge computational time and 
resources which is a drawback of this method [28, 38]. On the other hand, the mode-
space approach is capable of handling most of the problems of interest as the real-
space approach but with reasonable computational efficiency [37, 39, 40].  
The mode-space approach is a well-established technique.  A transformation from 
real-space to mode-space as well as the reverse transformation, applied to the 
solution of the NEGF quantum transport problem, can be found in the literature [39, 
41]. In the mode-space approach, it is well known that as long as the wavefunction 
does not vary along the transport direction, the coupling between modes can be 
neglected and it does not affect the simulation results [37, 42]. This is very useful to 
efficiently model semiconductor nanowire transistors which have uniform profile in 
the transport direction [37, 39]. But strong mode coupling is expected for non-
uniform devices or whenever the shape of the transverse modes varies along the 
channel direction. For example, the presence of any geometrical constrictions, 
surface roughness or considering discrete impurity atoms, all require to include 
coupling effects between modes [39, 42-46]. In this section we discuss different 
mode-space approaches which we have implemented in our 3D quantum-mechanical 
simulator.  
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2.3.2 Real-Space vs. Mode-Space Approach 
In the real-space approach the 3D Schrödinger equation with open boundary 
conditions, is solved by direct discretization of the kinetic energy operator in the 
spatial coordinates involving ∂2/∂x2, ∂2/∂y2 , ∂2/∂z2  where x, y, z are spatial directions 
in the Cartesian system. This can be done using any available numerical methods, 
namely finite difference method (FDM) or finite element method (FEM). 
In Eq. 2.7 H3D is the 3D device Hamiltonian, E is energy and Ψ(x,y,z) is the 3D 
wavefunction. In the RS approach after direct discretization of the 3D Hamiltonian 
in the geometrical domain of the device structure, the NEGF formalism is applied to 
obtain physical quantities. Real-space approach can be used to capture any physical 
phenomena in arbitrarily-oriented device structure with different shapes. However, 
to use this method, one needs to explicitly treat the whole spatial domain of the 
device and as a result to store and manipulate very large matrices. This drawback 
makes RS approach hard to use for extensive device simulation. 
 
                        2.7 
 
The mode-space approach is based on subband decomposition and can be used 
instead of real-space approach to solve the 3D Schrödinger equation for 
semiconductor nanowire transistors in which strong quantum confinement exists [37, 
42, 47]. Using the MS approach the quantum confinement and transport can be 
separated to solve the Schrödinger equation in a computationally efficient manner.  
As a result of this procedure [14], the 3D Schrödinger equation is decomposed into: 
(I) a 2D Schrödinger equation which is solved with closed boundary condition in 
different cross-sections of the nanowire to obtain the wave functions and the electron 
subbands along the device, and (II) a 1D transport equation which is solved using 
NEGF formalism along the source-drain axis to obtain the electron charge density. 
The flowchart of the mode-space approach is shown in Figure 2.1. 
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Figure 2.1 - The flow chart of mode-space approach implemented in our simulator. 
 
Different strategies with the same principal idea to implement the mode-space 
technique have been proposed and can be found in the literature [18, 33, 37, 39, 41, 
42, 47, 48]. Depending on the device structure and the physics of the problem, one 
can use any of the 4 different methods. We have implemented these methods into our 
3D simulator. These are coupled mode-space, uncoupled mode-space, fast uncoupled 
mode-space, and fast coupled mode-space approaches which are explained below. 
 
2.3.2.1 Coupled mode-space (CMS) approach 
The 3D full stationary Schrödinger equation is given by Eq. 2.7. Assuming a 
diagonal effective-mass tensor and ellipsoidal parabolic energy band (for the case 
that the effective-mass tensor in not diagonal, please refer to chapter 6), the 3D 
Hamiltonian can be written as follows [37]: 
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where mx, my, and mz are electron effective-masses in the device coordinate system, 
and    U(x, y , z) is the potential energy. One needs to note that the effective mass 
varies in the transversal directions (in our case y-z plane). This is due to the transition 
between the Si body and the SiO2 oxide layer. The penetration of the electron wave 
function into the oxide layer is also considered as it is necessary for the validation of 
the effective-mass approximation for Si nanowire transistors [49]. One should note 
that for the devices with cross-section diameter smaller than 5 nm, the E-k dispersion 
relationship is no longer parabolic and using the bulk values of the effective mass 
may result in inaccurate results. So to obtain accurate results, the deviation of the 
effective mass from the bulk values has to be taken into account. Now the 3D 
electron wavefunction can be written as follows [37, 42]: 
 
  2.9 
 
where is the n
th
 eigenfunction of the following 2D Schrödinger 
equation (Eq. 2.10) at the slice x=x0 of the semiconductor nanowire device: 
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In Eq. 2.10     
      is the n
th
 subband energy level at x=x0 and  
satisfies the following equation for any of the x values: 
 
  2.11 
 
where δm,n is the Kronecker delta function. All the eigenfunctions are normalized as 
follows at each position in the x-direction: 
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2.12 
 
 
Inserting (Eq. 2.8) and (Eq. 2.9) into Eq. (2.7) and using the (Eq. 2.10), one can 
obtain: 
 
       2.13 
 
After multiplying by on both sides of the equation and performing an 
integral in the y-z plane, we obtain the basic coupled equation of the CMS approach 
as follows:  
 
 
  
2.14 
                 
where the coefficients are as follows: 
 
 
 
 
2.15 
 
One can neglect amn if m≠n as in our simulation the electron wave function is mainly 
located in the semiconductor region and amm>>amn. As a result, Eq. 2.14 can be 
rewritten as follows [37]: 
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One can easily find that considering all the modes in Eqs. 2.14 and 2.15, make the 
CMS formalism mathematically equivalent to the real-space approach. The 
advantage of this method to the real-space approach is that one can choose how 
many modes need to be considered. In ultra-scaled nanowire devices, due to the very 
strong quantum confinement, only few of the lowest subbands participate in 
transport and need to be considered in the simulations. This is a huge advantage of 
the mode-space approach and can reduce the computational cost and time 
significantly.  
Now by considering the first M subbands (i.e., m,n=1,…,M), we can express Eq. 
2.16 in a matrix format as follows: 
 
  2.17 
 
  2.18 
 
Where, 
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It is clear that by using the mode-space approach, the size of the device Hamiltonian 
has been reduced significantly from (NyzNx)×(NyzNx) in real-space approach, where 
Nyz is around 1,000 for the device structures we consider in this work and Nx is the 
number of points in the transport (x) direction, to (MNx)×(MNx), where the number of 

































)(
)(
)(
)(
)(
)(
2
1
2
1
x
x
x
E
x
x
x
H
MM 


























MMMMM
M
M
hhhh
hhhh
hhhh
H





321
2232221
1131211
 Mnm
x
xbxcxE
x
xah mnmn
m
submnmnmn ,,2,1,)(
2
)(
2
)()(
2
22
2
22














 
 40 
 
required modes (M ) is usually around 5 for device structures we simulate in this 
work. 
After building the mode-space Hamiltonian, the quantum transport equations need 
to be solved to calculate the I-V characteristics, the electron carrier density, or other 
required physical quantities. We use the NEGF formalism for this purpose. The 
stationary quantum transport equations are defined as [25, 50, 51]: 
 
                       
   2.20 
            
    
    
     2.21 
 
G
r
 and G
a
 are the retarded and advanced Green’s function, respectively,  G< is the 
lesser Green’s function, H is the 1D Hamiltonian in the mode-space presentation, 
and  ΣS accounts for the self-energy due to the (incoherent) scattering interactions in 
the device and Σ1,2 are self-energies due to coupling between the source/drain 
reservoirs and the device region. 
For the 1D NEGF equation that we have, the self-energies Σ1,2 are defined as follows 
[51]: 
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  2.27 
 
As one can see from Eqs. 2.22 and 2.23, the self-energies Σ1 and Σ2 only modify 
the first and last diagonal elements of hmm (m=1, 2,…, M), respectively. The lesser 
self-energies for the source/drain contacts are defined as follows: 
 
  2.28 
  2.29 
 
where f is the Fermi-function distribution and μS and μD are the source and drain 
Fermi levels. Now we can obtain the electron carrier density and current as follows. 
The 1D electron density for each mode can be obtained using Eq. 2.30, 
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The total 3D electron density at each spatial coordinate is calculated using Eq. 2.31, 
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In Eqs. 2.30 and 2.31, “a” is the discretized mesh spacing in the transport (x) 
direction. We use the obtained 3D electron density as an input for our 3D Poisson 
solver till convergence is achieved by our self-consistent calculations. The total 
current can be calculated by integrating the following equation which shows the 
current density at each longitudinal node and for different energies: 
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For ballistic transport, using the Landauer-Büttiker formula, the total electron 
current can also be calculated as follows [51]: 
 
  2.33 
 
where the T(E) is the transmission coefficient at the energy E and defined as [52]: 
 
               
          
      2.34 
 
where Tr is the trace operator and Γ1,2=j[ 1,2-  1,2].  
 
2.3.2.2 Uncoupled mode-space (UMS) approach 
The CMS approach which was discussed in the previous section considers 
coupling between modes. However in some circumstances we do not need to 
consider coupling between the modes. For devices which do not have a uniform 
body, coupling between modes cannot be neglected but for nanowire devices with 
small cross-section and uniform body, the confinement potential profile (in the 
transversal plane) has very slow changes along the channel direction and despite of 
the different eigenvalues, eigenfunctions are approximately the same along the 
channel. As a result one can assume [37]: 
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And 
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Substituting Eqs. 2.35 and 2.36 in Eq. 2.15 gives us the new coupling constants as 
follows: 
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  2.37 
  2.38 
 
This infers hmn=0 (m≠n and m,n=1,2,…,M) and we get the block-diagonal 
Hamiltonian matrix (Eq. 2.33) which means that all modes are uncoupled.  
 
  2.39 
 
This gives us a block diagonal retarded Green’s function (according to the Eq. 2.20). 
Finally we use an efficient recursive Green’s function algorithm and compute all the 
Green’s functions. However, the solution of Nx (which is the number of nodes in the 
x-direction) 2D Schrödinger equations is still needed to obtain the subband profile 
and this can be time-consuming. In the next section, we discuss the fast uncoupled 
mode-space approach. Using this method, we only need to solve just one 2D 
Schrödinger equation to obtain the subband profile.     
            
2.3.2.3 Fast uncoupled mode-space (FUMS) approach 
As we described in previous sections, both the CMS and UMS approaches need 
solution of Nx 2D Schrödinger equations in a self-consistent loop to obtain the 
electron subbands and eigenfunctions. This process is computationally intensive and 
requires multi-processor computation. The fast uncoupled mode space approach [37, 
47] is a very fast and efficient method with very good accuracy and is useful for 
extensive device simulation. The FUMS approach only needs one 2D Schrödinger 
equation to be solved in a self-consistent loop and provides very good agreement 
with results obtained by the CMS and UMS approaches. 
 zy
m
x
mmmm dzdyxzy
xzym
axa
,
2
*
);,(
);,(
1
)( 
),,2,1,(0)(0)( Mnmxcandxb mnmn 

















MMh
h
h
H
00
0
0
00
00
22
11





 44 
 
We use the assumption we made in the previous section, that is, the eigenfunctions 
);,( xzym  vary very slowly along the x direction, ),(),( zyzy mm   , and the new 
assumption that the average wavefunctions ),( zy
m are the eigenfunctions of the 
following 2D Schrödinger equation at position x=x0 , 
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where the average conduction band-edge potential U(y,z) is calculated as follows: 
 
  2.41 
 
where Lx is the total length of the simulated nanowire transistor (including the 
source/drain extensions). After computing the associated eigenvalues msubE and 
eigenfunctions 
m , using first-order stationery perturbation theory we can obtain the 
subband profile [37, 47]: 
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Figure 2.2 compares the computed IDS-VGS characteristics for the gate-all-around 
silicon nanowire transistors using FUMS (solid lines) and CMS (circles) approaches, 
respectively. One can see that FUMS is in excellent agreement with the more 
accurate CMS. It is clear that the FUMS approach is a very suitable approach for 
extensive device simulation of nanowire transistors with invariant device shape, as it 
is much faster than CMS approach. 
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Figure 2.2 - The IDS-VGS curves for silicon nanowire transistors in logarithm (left) and linear 
(right) scales (the circle symbols (red) and solid lines (black) represent results obtained by 
CMS approach, and the FUMS approach, respectively). 
 
2.3.2.4 Fast coupled mode-space (FCMS) approach 
As we discussed earlier in this chapter, the CMS approach is useful to simulate 
device structures with different body shape and discontinuities across the body of the 
device and explained how it is much faster than real-space simulations but still is 
time-consuming and needs parallel-processing to be used as it imposes the 
computation of a full 2D Schrödinger problem for each x-mesh point. We also 
described for nanowires with small cross-section and a constant body shape, the 
FUMS approach can be used to extensively speed up the simulation time. But the 
problem is that FUMS cannot be used for devices with variable cross-sections or 
considering discreet dopant atoms, since the wavefunction varies rapidly around a 
discontinuity in a semiconductor nanowire device. 
In this section we discuss a new approach that allows us simulating device 
structures with discontinuities across the semiconductor nanowire device (Figure 
2.3) and is much faster than the CMS approach but its simulation results are still in 
very good agreement with CMS approach results [53]. This approach, which we 
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have called it fast coupled mode space (FCMS), combines the advantages of both 
CMS and FUMS methods and is explained below. 
 
 
Figure 2.3 – Device with variant body shape. 
 
The basic assumption of the FCMS method is that the variation of the 
wavefunction is localized around the discontinuities but is constant far from them. 
With this assumption, we can neglect the mode coupling at points far from the 
discontinuities. We then solve one 2D Schrödinger equation with an x-averaged 
potential in the cross-section and derive the energy subbands in each part identified 
as constant as in the FUMS algorithm but take the coupling into account in the 
Hamiltonian around the discontinuities, considering enough distance from the edges 
of discontinuties, and solve a 2D Schrödinger equation with the real potential in 
these cross-sections at each x-mesh points as in the CMS algorithm.  
Figure 2.4 illustrates the evolution of the first lateral wavefunction in the middle 
of the silicon nanowire transistor with varying body structure (as in Figure 2.3) using 
the FCMS and CMS approaches. It can be seen that results obtained using the FCMS 
approach are in an excellent agreement with the results obtained from the CMS 
approach. 
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Figure 2.4  - Evolution of first lateral wavefunction in the middle of the silicon nanowire 
transistor with variant body structure obtained by FCMS (blue) and CMS (red) approaches. 
 
The FCMS algorithm allows for the simulation of structures with variable cross-
section, tunnel barriers or other types of discontinuities in a semiconductor nanowire 
device, as it would be the case for a real space algorithm. We can also use a more 
computational efficient iterative adaptive energy mesh. This iterative energy mesh 
method cannot be parallelized and therefore cannot be used in the RS simulations. 
Table 2.1 summarizes the different NEGF methods, their relative speed and 
performances for 3D simulations. 
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2.3.3 Self-consistent Simulations 
Assuming parabolic energy bands and the effective-mass approximation, the 3D 
time-independent Schrödinger equation can be written as follows [25, 28, 33]: 
 
  2.43 
 
Where U is the conduction band potential energy profile and m* is the position 
dependent effective-mass tensor. The electrostatic potential φ is also computed 
through the solution of the Poisson equation as follows: 
 
  2.44 
 
where p, n are the electron and hole concentration and ND, NA are the donor and 
acceptor impurity concentrations. Then through calculation of the conduction band 
profile (U ↔ −qφ, where q is the elementary charge), the electrostatic potential φ 
enters in the Schrödinger equation. On the other hand, as discussed before, the 
electron density depends on the square of the electron wavefunction ψ which is the 
solution of the Schrödinger equation. Therefore, we have implemented an iterative 
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Table 2.1- Comparison of different 3D NEGF methods. 
 
 
Method 
Time on 1 
processor 
(typical, relative 
unit) 
Cross-section 
shape 
Run on standard PC 
FUMS 1 Constant  only yes 
CMS 5-10 Any Possible but long 
FCMS 1.2 Any yes 
RS 1000 Any 
No, parallel processing 
needed (typicaly>100 
processors) 
 
 49 
 
self-consistent routine that needs to be applied to determine the charge density and 
electrostatic potential quantitatively [54].  
Our self-consistent routine is composed of two main parts, the Poisson’s equation 
solver and the quantum transport solver. We use the COMSOL Multiphysics™ 
software to solve the Poisson equation and calculate the electrostatic potential in the 
device for given electron and hole densities. The quantum transport solver gives the 
electron and hole densities and the electrical current for a given potential using the 
NEGF formalism. 
The self-consistent loop starts by an initial guess for the electrical potential and 
feeds to the NEGF solver to calculate the electron and hole densities. Then the 
calculated densities are fed to Poisson’s solver to find the new electrostatic potential 
in the device and check for convergence. If convergence is achieved, the electrical 
current will be calculated otherwise we go back and forth between the Poisson’s and 
NEGF solvers until convergence is achieved. Figure 2.5 shows our iterative self-
consistent procedure. 
 
 
Figure 2.5- The schematic representation of self-consistent solution between charge density and 
electrostatic potential. 
 
 50 
 
2.4. Conclusion  
In this chapter, we discussed four different methods for implementation of a three-
dimensional Schrödinger–Poisson solver with open boundary conditions in the 
framework of the effective mass approximation using the non-equilibrium Green’s 
function formalism. These are useful for the purpose of quantum transport modeling 
in semiconductor nanowire transistors. We discussed the real-space and mode-space 
approaches which can be used to solve the 3D Schrödinger equation. We also 
introduced a fast coupled mode-space (FCMS) approach which has the advantages of 
both the CMS and FUMS approaches (the accuracy of CMS method and the speed of 
FUMS). We showed that FCMS is capable of producing the very same wavefunction 
as in the case of the CMS approach for devices with local discontinuities.  
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Chapter 3 : Electron-Phonon interaction in polar 
and non-polar semiconductor devices 
3.1. Introduction 
It is expected that device dimensions reach the sub-10nm regime in the near future. 
For devices with gate length equal to 10 nm or below 10 nm, the channel and gate 
length become comparable to scattering lengths. In this case the interplay between 
the various mobility limiting mechanisms needs to be established. In long channel 
MOSFETs, the channel and gate lengths are much larger than the scattering lengths 
and electron-phonon interaction yields a significant contribution to decreasing the 
mobility. Since the physics of nanodevices can be affected by electron-phonon 
scattering interactions, these effects cannot be neglected in determining the correct 
drive current. In this section, we briefly describe the expressions for self-energies of 
the electron-phonon and polar optical interactions which are included in the NEGF 
formalism within a perturbative model within the self-consistent Born approximation 
[1-6].  
Electron-phonon scattering contributions are included as in- and out-scattering 
functions in NEGF. Assuming thermal equilibrium and using the self-consistent Born 
approximation, the in- and out-scattering functions due to the electron-phonon 
interaction can be written as [6-8]: 
 
                 
           
           3.1 
 
where x1=(r1,t1) and x2=(r2,t2) contain spatial coordinate and time variables. Figure 
3.1 represents the Feynman diagram for the first self-consistent Born approximation 
of phonon scattering interaction [6]. 
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Figure 3.1 - Feynman diagram representation for the first self-consistent Born approximation 
of phonon scattering 
 
 
The phonon propagator carries the average over the random variables of the phonon 
reservoir and can be written as follows [6]:  
 
           〈              〉 3.2 
           〈              〉 3.3 
 
Hep is the electron-phonon interaction Hamiltonian and is defined as follows: 
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where    and   
 
 are the creation and annihilation operators for phonons in the mode q, 
and    is the half-amplitude of one phonon and is defined as: 
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where V and ρ are the total volume and density of the device, respectively.  
At the thermal equilibrium condition, the averages of the operator products in a reservoir 
satisfy the following expressions: 
 
 〈     
 〉         ,  〈     
 〉      (    ) 3.6 
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Where Nq is the phonon occupation number that follows the Bose-Einstein distribution 
and is given by: 
 
    
 
          
 3.7 
 
where kB and T are the Boltzmann constant and the lattice temperature, respectively. 
Note that all other averages of the operator products are zero. By substituting Eqs. 3.4-
3.6 in Eq. 3.2 one gets: 
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A similar expression can be derived for Dp. By considering the stationary state and after 
applying the Fourier transform with respect to (t1-t2) the energy-dependent in- and 
out-scattering functions become as follows [6]: 
 
                     
  
 (    ) 
 (           )  
              
 (           )  
3.9 
            
          
   
 (    ) 
 (           )  
             
 (           )  
3.10 
 
The first and second terms in the expressions above indicate emission and absorption 
of a phonon, respectively. The electron-phonon scattering operator D is defined as 
follows: 
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Three specific phonon-mediated scattering mechanisms which have been used in 
this work are briefly discussed in the following sections. 
 57 
 
3.2. Self-energy for intravalley acoustic phonon scattering 
In quasi-elastic scattering processes, we can neglect the energy of a phonon when 
comparing with the characteristic energy differences. This is approximately the case 
for acoustic phonons, hence we assume acoustic phonon scattering as an elastic 
process.  
For intravalley acoustic phonon scattering, the phonon energy ħωq is usually much 
smaller than the thermal energy kBT, therefore, the phonon number can be 
approximated as: 
 
  (   )   (   )    
   
   
   3.12 
 
As a result,  the expression of absorption processes becomes the complex conjugate 
of the expression for the emission processes. For elastic acoustic phonon scattering, 
we take |  |       and        where ul is the sound velocity. Knowing that the 
summation of the exponent over the first Brillouin zone, where the coordinates belong to 
the Bravais lattice gives the Kronecker delta function of the grid coordinates [9] one can 
conclude [6]: 
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In the above an isotropic deformation potential model has been applied with the 
coupling constant    . Although the deformation potential interaction between 
electrons and acoustic phonons is anisotropic it has been reported that nonparabolicity 
cancels the effect of the anisotropy [10]. Therefore, we can assume a standard scalar 
deformation potential for the intravalley phonon scattering [11] which vanishes  the 
matrix element for the transverse acoustic modes. The isotropic model also applies in 
110-oriented Si nanowire channels with very small diameter (below 5 nm) [12]. 
Finally, lumping the emission and absorption processes into one term gives [6]: 
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where acoustic phonon coupling constant is: 
 
     
   
    
   
  
 3.15 
 
One can see that the in-scattering function is diagonal, thereby allowing us to use a 
very efficient algorithm such as the recursive Green’s function algorithm to make 
simulations faster. The parameters for the acoustic phonon scattering rate in silicon 
and germanium are summarized in Table 3.1 [11, 13]. 
 
Table 3.1 - The acoustic phonon scattering rate (X and L reperesnts the related values for 
X and L valleys) 
Material DacX DacL Ρ ul 
Silicon 9.5 eV - 2.33×10
-3
 kg/cm
3
 9.0×10
5
 cm/sec 
Germanium 9 eV 11 eV 5.32×10
-3
 kg/cm
3
 5.4×10
5
 cm/sec 
 
3.3. Self-energy for intervalley optical phonon scattering 
Electron transition between states of two different equivalent valleys can be 
triggered by both acoustical and optical phonons. For equivalent X-X intervalley 
scattering, the scattering process is subdivided into the so-called f-type and g-type 
processes, while for equivalent L-L intervalley scattering there is no separation into 
f- and g-type processes. If electrons are scattered between valleys oriented along the 
same axis the process is called f-type, otherwise it is called g-type. Assuming 
isotropic scattering with phonons of constant energy where |  |      and    
  , which can be a valid assumption for optical phonons in non-polar crystals, the 
electron-phonon  scattering operator becomes [6]: 
 
            
    
 
     
∑ (         )
  
 3.16 
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As stated before the summation here gives a Kronecker delta of the grid coordinates 
[9]. As a result, the in-scattering function becomes: 
 
∑              
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      ∑ 
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where the optical phonon coupling constant (kop) is written as follows:  
      
    
 
     
 3.18 
 
where    denotes the optical deformation potential and    is the energy of the 
phonon involves in the scattering process. Again as before, the in-scattering function 
can be treated as diagonal and the recursive Green’s function algorithm is used to 
make the speed up the simulations. The coupling constants and phonon energies for 
silicon and germanium are shown in Tables 3.2 and 3.3 for X-X and L-L intervalley 
scattering, respectively [11, 13, 14]. 
 
Table 3.2 - The coupling constants and phonon energies for the X-X intervalley 
scattering rate 
  Silicon Germanium 
Mode 
Selection 
rule 
Dop  (×10
8
 
eV/cm) 
ħωvv (eV) 
Dvv  (×10
8
 
eV/cm) 
ħωvv (eV) 
TA g 0.5 0.012 0.49 0.006 
LA g 0.8 0.019 0.79 0.009 
LO g 11 0.062 9.5 0.037 
TA f 0.3 0.019 0.28 0.010 
LA f 2.0 0.047 1.94 0.028 
LO f 2.0 0.059 1.69 0.033 
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Table 3.3 - The coupling constant and phonon energy for the L-L intervalley scattering 
rate 
 Silicon Germanium 
Dop  (×10
8
 eV/cm) 5.26 3.0 
ħωvv (eV) 0.024 0.028 
 
3.4. Self-energy for polar optical phonon scattering 
Polar optical phonon scattering only takes place in polar III-V semiconductors 
such as GaAs, InAs and InP which are considered for channel materials. The Mq 
coupling constant is defined as follows [6]: 
   
       
 (
 
  
 
 
  
)
  
      
   
 3.19 
where k∞ is the high frequency dielectric constant and q0 is the inverse screening 
length. Inserting this in to Eq. 3.9, one can get: 
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Then by calculating the dimensionless integral over momenta, the final form of 
the in-scattering function will be as follows [6]: 
 
          
  
  
     
       
(
 
  
 
 
  
)              ((    ) 
          
        
              )  
3.21 
 
The polar optical phonon coupling constant can be defined as follows: 
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where the dimensionless integral over momenta is defined as [6]: 
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Here qm is the maximum momentum. As this integral is complicated, the best way 
for its calculation is using numerical methods. Figure 3.2 shows the relative value of 
the integral for infinite screening length (q0=0). It shows that the off-diagonal terms 
can be neglected within a reasonable approximation. 
 
 
Figure 3.2 - Relative values of the integral J (r,q ) for infinite screening length (q0=0). 
 
3.5. Self-energy representation of phonon scattering in mode-space 
In this section we discuss how to transform the self-energies from the real-space to 
the mode-space representation, since confined carriers in transverse directions 
separate the electronic states into the subbands (modes). The effect of the confined 
transversal modes can be considered by the summation of all possible transitions 
between subbands using corresponding form-factors. For a nanowire, the form factor 
(F) is defined as [15]: 
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and the general form of in/out scattering functions via the coupling constant, can be 
written as follows:  
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3.6. Conclusion 
In this chapter we briefly explained how to derive the self-energy functions of the 
three different electron-phonon interactions, namely intervalley acoustic phonon and 
polar optical phonon, and intervalley optical phonon scattering, within the self-
consistent Born approximation. We also showed how to transform these functions 
from the real-space representation to the mode-space representation. These self-
energies are readily introduced into the NEGF formalism to take into account 
charge-carrier scattering by phonons. 
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Chapter 4 : Comparison of breakdown voltage in 
bulk and SOI FinFETs 
4.1. Introduction 
As discussed in the introductory chapter of this thesis, the semiconductor industry 
faces new challenges due to continuous shrinking of device dimensions. Double-gate 
MOSFETs show better control of short-channel effects than single-gate MOSFETs 
and are a promising candidate for future CMOS applications. For example, the 16 
nm or 14 nm FinFET, which is a self-aligned double-gate MOSFET [1], is already in 
the production plans of chip manufacturers such as TSMC, Samsung, IBM, and 
Global Foundries. FinFET devices can be fabricated on both silicon-on-insulator 
(SOI) and bulk wafers. Each of these devices presents some advantages and some 
drawbacks. SOI devices have better control of short channel effects but may suffer 
from floating body effect and self-heating issues. Wafer cost and defect density may 
be lower if bulk devices are used [2].  
The breakdown phenomenon limits the highest applicable voltage to the device, 
and therefore affects the speed and power handling capability of MOSFET devices 
[3]. Therefore, breakdown voltage is a very important parameter in MOSFET design. 
Moreover, understanding the breakdown phenomenon in multiple-gate MOSFETs 
(MuGFETs) is very important for several reasons. For example, impact ionization 
and bipolar effects are bases of programming in a device such as the ZRAM memory 
cell. These effects must be used without triggering drain breakdown [4]. In this 
section, we simulate and compare the drain breakdown voltage of SOI and bulk 
FinFETs [5]. We also investigate the influence of different channel doping values, 
gate lengths, and fin widths on the breakdown voltage of SOI and bulk FinFETs.  
Our aim is to identify the differences in the breakdown voltage of SOI and bulk 
MOSFETs and determine the effect of the various geometrical parameters and 
doping concentration for each type of device. We also compare with experimental 
data to validate our simulation results. After introducing the device structures and 
parameters of our simulations in the next section, we present the discussion of our 
results and their validation in section 4.3. The chapter concludes with a brief 
summary. 
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4.2. Device structure and simulation parameters 
The 3D schematic and cross-sectional view along the gate of the simulated devices 
is shown in Figure 4.1. We have used the Silvaco Atlas 3D device simulator [6] to 
simulate and compare the breakdown voltage of n-channel SOI and bulk FinFETs. 
The simulated structures have a uniform doping concentration in the source and 
drain regions (Ns/d=1×10
20 cm
-3
) and in the channel regions. Different channel 
doping values, gate lengths, and fin widths have been considered. In all simulations 
the gate workfunction is set to 4.65 eV and the breakdown voltages of all devices are 
extracted at VGS=0.1V by applying a voltage ramp to the drain and the substrate is 
grounded. In order to account for non-local effects we have used the energy balance 
model in our simulations. Compared with the drift diffusion models, the energy 
balance model provides a more accurate description of physical device effects such 
as the effect of velocity overshoot and non-local impact ionization which is 
important in breakdown simulations. 
 
 
Figure 4.1- (a) 3D schematics and (b) Cross-sectional view along the gate of bulk and SOI 
FinFET structures 
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4.3. Simulation results and discussion 
In order to compare the drain breakdown voltage, we have to use a deﬁnition of 
drain breakdown voltage that can be used with devices with different channel 
lengths, ﬁn widths, and doping concentrations. To this end, the derivative method is 
applied [4]. Since it is hard to determine the breakdown voltage accurately from the 
output characteristics, we have extracted the breakdown voltage by plotting 
d(log(IDS)/dVDS as a function of drain voltage. Such a plot yields well-defined peaks 
that correspond to the drain breakdown voltage. These peaks can be seen in Figure 
4.2. This method has been found to be reliable and reproducible for extracting drain 
breakdown voltages [4]. 
 
 
Figure 4.2 - Extraction of breakdown voltage by the derivative method (Vgs = 0.1 V). 
 
Figure 4.3 shows the breakdown voltage of the bulk and SOI FinFETs for 
different gate lengths. It can be seen in this figure that the breakdown voltage of both 
structures decreases when decreasing the gate length due to the increased impact 
ionization and decreased potential barrier in the channel of the devices (Figures 4.4 
and 4.5). Figure 4.3 also shows that the breakdown voltage of the SOI FinFET is 
lower than that of the bulk FinFET. The floating-body effect of the SOI device and 
the parasitic n-p-n bipolar transistor which is present in the SOI device causes the 
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breakdown voltage of the SOI device to be lower than in the bulk device [2]. Figure 
4.6 illustrates the presence of the floating-body. The impact ionization which occurs 
near the drain junction produces electron–hole pairs and the generated holes drift 
toward the source side. This hole drift provide the base current of the parasitic n-p-n 
bipolar transistor. 
 
 
Figure 4.3 - Breakdown voltage comparison of bulk and SOI FinFETs for different gate 
lengths (Wfin=11 nm, Hfin=60 nm) 
 
 
Figure 4.4 - Impact ionization rate of bulk and SOI FinFETs for different gate lengths 
(Vertical cut along source and drain, Vds=1.5 V). 
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Figure 4.5 - Potential barrier of bulk and SOI FinFETs for different gate lengths (vertical 
cut along source and drain, Vds=1.5V). 
 
 
Figure 4.6 - Cross-sectional schematics of floating-body effect in SOI MOSFETs. 
 
Figures 4.7 and 4.8, respectively, show the breakdown voltage of the bulk and SOI 
FinFETs for different fin widths and different channel doping values. As it can be 
seen in these figures, the breakdown voltage in both types of devices decreases when 
increasing the fin width or when decreasing the channel doping concentration. The 
reason for the reduction of breakdown voltage in both structures while lowering the 
channel doping concentration is the increase of the impact ionization rate and 
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decrease of the source to drain potential barrier as a result of lowering the channel 
doping concentration (as seen in Figure 4.9).  
 
 
Figure 4.7 - Breakdown voltage of bulk and SOI FinFETs for different fin widths in 
different gate lengths (Nch=2×10
18
 cm
-3
). 
 
 
Figure 4.8 - Breakdown voltage of bulk and SOI FinFETs for different channel doping in 
different gate lengths (Wfin=28 nm) 
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Figure 4.9 - Impact ionization and potential barrier in the middle of the channel of the SOI 
device for different channel doping (Vertical cut along source and drain, Wfin=28 nm, Lg= 65 
nm). 
 
All results obtained above are extracted after calibration of the simulator 
parameters using measurement results to get more accurate results. Measurement 
data have been provided by silicon research group at Tyndall National Institute. 
Figure 4.10 shows the good agreement of simulation and measured results for SOI 
FinFETs with different gate lengths.  
 
 
Figure 4.10 - Comparison of simulation and measured results for the SOI FinFET devices with 
different gate lengths. 
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4.4. Conclusion 
The breakdown voltage of SOI FinFETs is lower than the breakdown voltage of 
bulk FinFETs because of the floating body effect and the parasitic bipolar structure 
with floating base that can amplify the impact ionization effect in the SOI device. 
The breakdown voltage of both bulk and SOI FinFETs decreases when decreasing 
the gate length, increasing the fin width, or decreasing the channel doping 
concentration. 
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Chapter 5 : Performance investigation of short-
channel junctionless nanowire transistors versus 
inversion- and accumulation-mode Nanowire 
Transistors 
 
5.1. Introduction 
Conventional MOSFETs consist of two PN junctions called the source junction 
and the drain junction and these two regions are separated by a region with opposite 
doping type. For example for n-type MOSFET, the source and drain region have the 
n-type doping concentration while the channel has nominal p-type doping 
concentration. The distance which separates source and drain junctions determine the 
physical gate length of the device. 
As stated in previous chapter, MOSFETs are shrinking rapidly, and will reach 
sub-10 nm regime in the next few years. Significant challenges such as the formation 
of source and drain junctions in short-channel devices has increased the complexity 
and cost of fabrication process. To minimize diffusion, flash annealing techniques 
are currently being used to heat semiconductors for a very short period of time. But 
even with the minimized diffusion, ion implantation and other doping techniques do 
not let manufactures to have perfectly abrupt junctions with infinite concentration 
gradients [1]. Therefore, using of different device structures has attracted attention of 
manufacture companies for very short channel devices to overcome the above-
mentioned issues.  
Using the Silicon-On-Insulator (SOI) technology, accumulation-mode (AM) 
devices, in which the channel region has the same doping type as the source and 
drain regions, can be an alternative choice for inversion-mode devices. AM 
MOSFETs are majority carrier devices, and use the ability of the gates to accumulate 
or deplete a channel region and turn the device ON or OFF, respectively [2]. An n-
channel accumulation-mode device has N
+
-N-N
+
 dopant profile and a p-channel AM 
device has P
+
-P-P
+
 dopings in the source, channel and drain region, respectively. The 
AM devices with relatively thick silicon films (thicker than 30 nm) exhibit worse 
short-channel characteristics compared with the inversion-mode MOSFETs. This is 
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due to the fact that in AM devices the channel is formed deeper in the film, and as a 
result is further away from the gate electrodes. However, in thinner devices, this 
issue disappears [3]. Specifically in Multiple-Gate MOSFETs (MuGFETs) with a 
small enough cross section, it has been shown that there is no significant difference 
in short-channel effects between  accumulation-mode and inversion-mode devices 
[4]. 
The other device architecture that is based on advanced SOI technology and is 
considered in this chapter is junctionless nanowire transistors (JNTs). These devices 
are heavily doped gated resistors with full MOSFET functionality and are made of 
thin N+ or P+ semiconductor nanowires. JNTs do not need the formation of 
extremely abrupt source and drain junctions, and as a result, fabrication process of 
these devices is much simpler than that of conventional CMOS devices [5]. The 
physics of the junctionless devices is different from that of the conventional 
inversion-mode (IM) devices [6]. JNTs are basically accumulation-mode transistors 
with high channel doping concentration and are essentially junction-free. The 
channel dimensions of nanowire in a junctionless device must be small enough to let 
the full depletion of carriers in the channel region when the device is in the off-state. 
In this chapter we present our results on the performance of short-channel 
junctionless, inversion-mode and accumulation-mode nanowire transistors using 
classical and quantum simulations. Specifically, we start in the next section with a 
comparison of the gate-delay and emergy-delay product between JNTs and IM 
devices. In section 5.3 we discuss the switching speed in junctionless and 
accumulation-mode gate-all-around nanowire transistors. An evaluation of scaled 
JNTs against IM and AM devices is presented in sections 5.4 and 5.5 respectively, 
by comparing performance parameters in short-channel devices. These include the 
subthreshold swing, drain-induced-barrier-lowering, on-off current ratio, are 
presented. The chapter concludes with remarks on our findings. 
 
5.2. Intrinsic gate delay and energy-delay product: JNTs vs IM 
devices  
 
In this section, two key device metrics, namely, the intrinsic gate delay and 
energy-delay product, are studied for junctionless nanowire transistors with various 
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doping concentration [7].  These are compared with those of conventional triple-gate 
inversion-mode MOSFETs for short gate lengths of 22 nm and 15 nm. The effect of 
additional doping concentrations in source/drain contact regions of JNTs is also 
investigated. 
 
5.2.1 Device structures and parameters 
 
The energy-delay product is defined by CV/I ×CV
2
 and the intrinsic gate-delay is 
defined by τ=CV/I, where C is the gate capacitance, V is the supplied voltage of 
operation (Vdd), I is the on-state current and CV
2
 is the switching energy (power-
delay product).  The intrinsic gate delay is important as it represents the frequency 
limit of the transistor operation. The energy-delay product is also a significant 
parameter as it represents the energy efficiency of the device. Figure 5.1 (a) and (b) 
show a bird’s eye view of junctionless and IM triple-gate nanowire MOSFETs 
indicating the gate electrode length (Lgate), the width (WSi) and the height (HSi) of the 
silicon nanowire, gate overlap (Lov) with the source and drain contact regions, as well 
as the doping profile in the longitudinal cross-sections of both junctionless and IM 
devices.  
 
 
Figure 5.1 - (a) Bird’s eye view of a junctionless and IM triple-gate nanowire MOSFETs (b) 
doping profile in the longitudinal cross-sections of JNTs and IM devices. 
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The Sentaurus three-dimensional device simulation tool [8] was used to design 
devices and simulate their electrical characteristics. The simulations were carried out 
for different gate lengths from 22 nm down to 15 nm. These correspond to 
technology nodes of current interest. For JNTs different doping concentrations and 
for IM devices different gate overlaps with source and drain contact regions are 
considered: from 0 nm (ideal device) up to 2 nm. Uniform doping concentration 
throughout the channel of the devices and source and drain regions has been used for 
both junctionless and IM devices. The doping concentration in JNTs is varied from 
5×10
18 
cm
-3 
to 2×10
19 
cm
-3
. JNTs are also simulated with extra doping concentration 
(10
20
 cm
-3
) in the source and drain contact regions, away from an optimized distance 
from the gate edges. Source and drain junctions are assumed to be abrupt for the IM 
devices. Source/drain regions and channel doping concentrations in IM devices are 
1×10
20 
cm
-3 
and 5×10
17 
cm
-3
, respectively. An effective oxide thickness (EOT) of 1 
nm is considered for all devices. By tuning the metal gate work function, all devices 
are designed to have the same threshold voltage of 0.5 V. The drift-diffusion 
simulations are carried out using Fermi-Dirac carrier statistics and quantization 
effects are included using the density gradient model. Mobility models include the 
effects of doping concentration and electric fields. Auger and Shockley-Read-Hall 
(SRH) recombination models are also included in the simulations to account for 
leakage currents. The supply voltages (Vdd) of 0.9 V and 0.78 V are considered for 
devices with gate length of 22 nm and 15 nm, respectively. 
 
5.2.2 Results and discussion 
 
Figures 5.2 and 5.3 illustrate the intrinsic gate delay and energy-delay product of 
JNTs for different doping concentration values, respectively. As it can be seen in 
these figures, by increasing the doping concentration from 5×10
18 
cm
-3 
to 2×10
19 
cm
-3
, 
the intrinsic gate delay and the energy-delay product decrease. It is also shown that 
using additional doping concentrations in the source and drain contact regions, 
considering an optimized distance from the gate edges, decrease the intrinsic gate 
delay and energy-delay product.  
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Figure 5.2 - Intrinsic gate delay of junctionless nanowire transistors for different doping 
concentration values (Lgate=15 nm). 
 
Figure 5.3 - Energy-delay product of junctionless nanowire transistors for different doping 
concentration values (Lgate=15 nm). 
.  
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Figure 5.4 shows the comparison of intrinsic gate delay in JNTs and IM devices. 
Varying doping concentrations and cross sections for JNTs and different cross 
sections and gate overlap with source and drain contact regions for IM devices have 
been considered for devices with gate lengths 15 nm and 22 nm. As it can be seen in 
this figure, intrinsic gate delay is less in IM devices compared with the simulated 
JNTs. This is because of the higher on-state current in IM devices as it can be seen in 
Figures 5.5 and 5.6. 
 
 
Figure 5.4 - Comparison of intrinsic gate delay in JNTs and IM devices for gate lengths 
15 nm and 22 nm. 
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Figure 5.5 - Comparison of drain current versus gate voltage in JNTs and IM devices 
(Lgate=22 nm). 
 
 
Figure 5.6 - Comparison of drain current versus gate voltage in JNTs and IM devices 
(Lgate=15 nm). 
 
Comparison of the switching energy in JNTs and IM devices can be seen in Figure 
5.7. As it has been illustrated in this figure, the switching energy in JNTs is less than 
IM devices which is due to smaller gate capacitances in JNTs compared with that of 
IM devices. As a result, although the intrinsic gate delay of JNTs is more than in IM 
devices, the energy-delay product of JNTs and IM devices is almost identical due to 
the lower switching energy of JNTs. This is demonstrated in Figure 5.8. 
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Figure 5.7 - Comparison of switching energy in JNTs and IM devices (Lgate=15 nm). 
 
 
Figure 5.8 - Comparison of energy-delay product in JNTs and IM devices (Lgate=15 nm). 
 
5.3. Switching speed in junctionless and accumulation-mode gate-
all-around nanowire transistors 
 
In this section, we investigate and compare the switching speed of junctionless 
and accumulation-mode (AM) gate-all-around (GAA) nanowire transistors using 
both 3D quantum and classical simulations [9]. 
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5.3.1 Device structures and parameters 
 
The 3D schematic and longitudinal cross-section view of the simulated devices 
are shown in Figures 5.9 and 5.10, respectively. We have used our 3D simulator 
based on the non-equilibrium Green’s function (NEGF) formalism for the quantum 
results and the Atlas 3D device simulator [10] for our classical calculations. 
Simulations have been carried out for low (3×10
19 
cm
-3
) and high (7×10
19 
cm
-3
) 
doping concentrations for the junctionless devices. The AM devices have also low 
(3×10
19 
cm
-3
) and high (7×10
19 
cm
-3
) doping concentrations in the source/drain 
extensions and 1×10
16   
cm
-3 
in the channel. In all simulation results, the drain bias is 
0.4 (V) and the gate length is 15 nm. 
 
 
Figure 5.9 - 3D schematic of AM and junctionless GAA nanowire transistors. 
 
 
 
Figure 5.10 - Longitudinal cross-section view of junctionless GAA nanowire transistor 
(top) and AM GAA nanowire transistor (bottom) used in this work. 
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5.3.2 Results and discussion 
To compare the switching speed of junctionless and AM gate-all-around nanowire 
transistors we use the switching time calculated using τ=Q/I , where Q is the charge 
in the gate when applying Vg=Vth+0.2 (V) and I is the drain current at Vg=Vth+0.2 
(V). Tables 5.1 and 5.2 show the switching time of GAA nanowire transistors for 
different cross sections and doping concentration values, simulated using classical 
and quantum simulators, respectively. The quantum mechanical treatment results in 
increased threshold voltage of the device. As a result, the on-current calculated 
classically is higher than the on-current which is calculated by the quantum 
simulation. As it can be seen in Tables 5.1 and 5.2, usually the classical simulations 
predict less switching time compared to quantum simulations.  
 
Table 5.1 - Switching time (ps) calculated by classical simulator at Vgs=Vth+0.2 (V). 
 
Cross section 
(nm
2
) 
AM JNT AM JNT 
Low doped 
S/D 
Low doped High doped 
S/D 
High doped 
 
5×5 0.3 0.48 0.3 0.53 
6×6 0.3 0.49 0.3 0.55 
7×7 0.3 0.51 0.3 0.56 
 
 
Table 5.2 - Switching time (ps) calculated by quantum simulator at Vgs=Vth+0.2 (V). 
 
Cross section 
(nm
2
) 
AM JNT AM JNT 
Low doped 
S/D 
Low doped 
High doped 
S/D 
High doped 
5×5 0.41 0.41 0.61 0.61 
6×6 0.48 0.51 0.75 0.9 
7×7 0.58 0.63 0.93 1.08 
 
From Table 5.1, it can be seen that the AM device has a lower switching time than 
the junctionless device for different cross sections and doping concentration values. 
Quite different results are obtained when quantum simulations are used (Table 5.2). 
From Table 5.2 it can be seen that for larger cross-sections the AM device has a 
lower switching time than JNTs but by decreasing the cross section of the devices 
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both junctionless and AM devices tend to have very similar switching times. The 
reason can be explained in Figures 5.11 and 5.12. Figure 5.11 shows the electron 
density of junctionless and AM devices calculated by quantum simulations. As it can 
be seen in this figure the current flow is in the middle of the junctionless device for 
both cross-sections. In AM devices the current flow is more at surface of the device 
when the cross section is large, while the current flows preferentially in the middle 
of the device when the cross section is decreased, due to quantum effects. Figure 
5.12 shows the electron density in the junctionless and AM devices, calculated using 
classical simulations. As it can be seen in this figure, the current flow for the 7×7 
nm
2 
AM transistor is mostly at the surface of the device but unlike the quantum 
simulation, the current density is still mostly at the surface when the cross section is 
reduced. This shows that classical simulations are no longer valid for GAA devices 
with 5×5 nm
2
 cross section dimensions.  
 
 
Figure 5.11 - Electron density at the middle of junctionless and AM devices for different cross-
section dimensions (quantum simulations). 
 
 
Figure 5.12 - Electron density at the middle of junctionless and AM devices for different cross-
section dimensions (classical simulations). 
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5.4. Short-channel effects: JNTs vs IM devices  
In this section, the subthreshold swing (SS), drain-induced barrier lowering 
(DIBL) and on/off current ratio of short channel JNTs are compared with those of 
conventional triple-gate IM MOSFETs [11]. 
 
5.4.1 Device structures and parameters 
The 3D geometry of a triple-gate MOSFET and the doping profile of JNTs and IM 
devices are as indicated in Figure 5.1. The doping concentration in JNTs is 2×10
19 
cm
-3
. In some JNTs, extra doping (10
20
 cm
-3
) is used in the source and drain regions, 
but not within a distance Lov from the gate edges. Abrupt source/drain junctions are 
used for the IM devices. The source/drain and channel doping concentrations in the 
IM devices are 1×10
20 
cm
-3 
and 5×10
17 
cm
-3
, respectively.  
All devices are designed to have the same threshold voltage of 0.5V, which is 
achieved by tuning the metal gate work function.  The simulations are carried out 
using two carriers, the drift–diffusion model, doping concentration dependent and 
electric field dependent carrier mobility models. The Shockley-Read-Hall (SRH) 
recombination model is also included in the simulations to account for leakage 
currents. 
5.4.2 Results and discussion 
Figure 5.13 shows the Ioff-Ion plots of JNTs and IM devices for Lgate=25nm and 
Lgate=10 nm. Additional doping (concentration ND=10
20
 cm
-3
) in the source/drain 
regions of the JNTs increases their current drive, due to lower source/drain 
resistances.  
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Figure 5.13 - Ioff-Ion plots of JNTs and IM devices for (a) Lgate=25 nm and (b) Lgate=10 nm. 
The nanowire pitch is equal to 2×WSi, such that the current in A/μm is equal to the current in 
a single nanowire times 1000/(2×WSi). Ion is extracted at Vgs=Vds =1V while Ioff is extracted at 
Vgs=0 V and Vds =1 V. (Lov is the gate overlap with the source and drain contact regions as shown in 
Figure 5.1) 
 
 For a 25 nm gate length and at the same off-current, IM devices have larger on-
current than JNTs but when the gate length is decreased to 10 nm, the on/off current 
ratio becomes larger in the JNTs than in the IM MOSFETs. This conclusion holds 
for ideal IM devices (Lov=0 nm) and for IM devices with gate overlap. IM devices 
with gate-underlap have a similar on/off current ratio to that of the JNTs. A gate 
overlap with source/drain regions in IM  devices leads to a degraded on/off current 
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ratio, especially at very short gate lengths, as the effective gate length is shorter than 
the physical gate length. This confirms the importance of the JNT design as it does 
not suffer from dopant   diffusion from source/drain regions into the channel region. 
Figure 5.14 shows the DIBL of JNTs and IM devices for Lgate=25nm and 
Lgate=10nm. Any increase in the nanowire width or height, results in a degradation of 
the DIBL, due to a degradation of gate control over the channel charges. 
Furthermore, increasing the nanowire width for a fixed nanowire height yields a 
substantially larger degradation of DIBL than increasing the nanowire height for a 
fixed nanowire width, and this degradation is smaller in JNTs than in IM devices 
(Figure 5.14(b)). Moreover, JNTs have better DIBL at Lgate=10 nm than any IM 
device (with or without overlap).  At Lgate=25 nm, JNTs have better DIBL than the 
ideal IM devices (Lov=0 nm) and the IM devices with gate overlap (Lov=2 nm). The 
reason for better DIBL in JNTs is that there is no space-charge region induced by 
source/drain junctions in the channel region, contrary to conventional IM devices. 
The IM devices with gate overlap have larger DIBL than all other devices as  their 
effective gate length is smaller than the nominal gate length, and this results in much 
larger DIBL at Lgate=10 nm. 
Figure 5.15 illustrates the SS of JNTs and IM devices for Lgate=25nm and 
Lgate=10nm. It is observed that JNTs have better SS at Lgate=10 nm than the 
conventional IM devices. Furthermore, as it was the case for the DIBL, increasing 
the nanowire height or nanowire width, degrades the SS in both type of devices. 
However, increasing the nanowire width at fixed nanowire height causes 
substantially more degradation of SS than increasing the nanowire height at fixed 
nanowire width in triple-gate nanowire devices.   
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Figure 5.14 - DIBL in JNTs and IM devices for (a) Lgate=25 nm (b) Lgate=10 nm. DIBL is 
measured by the lateral shift of the transfer curves in the subthreshold regime between 
Vds=50 mV and Vds=1V divided by the drain voltage difference of the two curves (0.95V). 
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Figure 5.15 - Subthreshold swing of junctionless and IM devices for (a) Lgate=25 nm (b) 
Lgate=10 nm. 
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5.5. Short-channel effects: JNTs vs AM devices 
In this section we investigate further the performance of short-channel devices 
based on junctionless GAA nanowires by simulating the Ids-Vgs characteristics and 
extracting the subthreshold swing and DIBL. These are compared with the 
characteristics of AM GAA nanowire transistors. We also investigate the effect of 
channel orientation on Ids-Vgs characteristics of junctionless GAA nanowire 
transistors by simulating and comparing the Ids-Vgs characteristics of important 
nanowire orientations for different cross-section dimensions [12]. 
5.5.1 Device structures and parameters 
Figures 5.9 and 5.10 show the 3D schematic and longitudinal cross-section view 
of devices, which we have used in our simulations. The source/drain and channel 
regions of the junctionless GAA nanowire transistors have n-type doping 
concentration of 1×10
20 
cm
-3
 and for AM GAA nanowire transistors, the source/drain 
regions have n-type doping concentration of 1×10
20 
cm
-3 
and the channel region has 
n-type doping concentration of 1×10
16 
cm
-3 
 with no gate underlap/overlap. The 
simulations have been carried out for devices with different cross-section dimensions 
ranging from 3×3 nm
2 
to 5×5 nm
2
. As the device dimensions are very small and the 
channel of the AM device is low doped, the results obtained for the AM device in 
this section are very similar to the results obtained for inversion-mode (IM) device. 
To investigate the influence of channel orientation on the characteristics of 
junctionless GAA nanowire transistors we have simulated two important wire 
orientations, namely, <100> and <110> channels fabricated on wafer with (010) 
orientation. The gate length is 10 nm in all simulated devices. Simulations have been 
carried out using our three-dimensional quantum simulator which is based on the 
non-equilibrium Green’s function (NEGF) formalism and the effective mass 
approximation. The DIBL is defined as the shift between the two Ids-Vgs curves in 
linear regions at constant drain current of Id=10
-10
 (A) when increasing the drain 
voltage from 50 mV to 0.4V, divided by difference of these drain voltages (in 
mV/V). 
5.5.2 Results and discussion 
Figure 5.16 shows the Ids-Vgs characteristics of junctionless and accumulation-
mode GAA devices for different cross-section dimensions. From this figure, it can be 
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observed that the on-current of AM GAA transistors in devices with larger cross-
section dimensions is higher than junctionless GAA transistors but in devices with 
smaller cross-section dimensions the current characteristics of both junctionless and 
AM GAA devices become very similar. Table 5.3 shows the comparison of 
subthreshold swing and DIBL values in junctionless and AM GAA nanowire 
transistors for different cross-section dimensions. As it can be seen in this table, the 
subthreshold swing is very similar in both devices for simulated cross-section 
dimensions and the DIBL is slightly better for junctionless GAA devices compared 
to AM GAA devices. Also it can be seen that in both cases the devices with larger 
cross-section dimensions have larger subthreshold swing and DIBL compared to the 
smaller ones and this is due to short-channel effects in these devices. Since the gate 
length for all simulated devices is 10 nm the impact of field penetration from drain 
side in to the channel of the device with 5×5 nm
2
 cross-sections have more influence 
on gate controllability over the channel potential compared to devices with 3×3 nm
2
 
cross-sections.  
 
Figure 5.16 - Comparison of Ids-Vgs characteristics in junctionless and accumulation-mode 
GAA nanowire transistors for different cross-section dimensions (Vds=0.4V). 
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Table 5.3 - Comparison of subthreshold swing and DIBL in junctionless and AM GAA 
nanowire transistors for different cross-sections. (Lgate = 10 nm) 
  3×3 nm
2
 4×4 nm
2
 5×5 nm
2
 
AM 
DIBL (mV/V) 35 57 85 
SS (mV/dec) 64 68 72 
JNT 
DIBL (mV/V) 32 52.5 81 
SS (mV/dec) 63 67 71 
 
It can also be seen in Figure 5.17 that the channel potential barrier in subthreshold 
region, in the devices with smaller cross-section dimensions decreases faster than in 
the larger ones, and as a result the subthreshold swing will be better in these devices 
compared with devices with larger cross-section dimensions.  
 
 
Figure 5.17 - Potential barrier in the channel of the junctionless GAA nanowire transistor for 
different cross-section dimensions in the subthreshold region. 
 
To investigate the effect of channel orientation on Ids-Vgs characteristics of 
junctionless GAA nanowire transistors, we have simulated and compared the Ids-Vgs 
characteristics for two important wire orientations, namely, the <100> and <110> 
crystallographic directions. Table 5.4 shows the effective-masses and subband 
degeneracies which have been used in our simulations for <100> and <110> oriented 
wires on (010) wafer. Figure 5.18 shows the Ids-Vgs characteristics of junctionless 
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GAA nanowire transistors for different cross-section dimensions ranging from 3×3 
nm
2
 to 5×5 nm
2
. As it can be seen in this figure the <100>-oriented wire has more 
on-current compared to the <110> channel. 
 
Table 5.4 - Effective masses and subband degeneracies of Δ valleys for two important 
semiconductor nanowire orientations. (Wafer orientation is (010), m0 is free electron mass) 
Wire 
orientation 
 Degeneracy mx/m0 my/m0 mz/m0 
 
<100> 
Δ1 
Δ2 
Δ3 
2 
2 
2 
0.98 
0.19 
0.19 
0.19 
0.98 
0.19 
0.19 
0.19 
0.98 
 
<110>  
Δ1 
Δ2 
Δ3 
2 
2 
2 
0.19 
0.585 
0.585 
0.98 
0.3183 
0.19 
0.19 
0.19 
0. 3183 
 
 
Figure 5.18 - I-V characteristics of junctionless GAA nanowire transistors for <100> and 
<110>channels (wafer orientation is (010), Vds =0.4V). 
 
Figures 5.19 and 5.20 show the contribution of each of the Δ valleys to the total 
current in <100> and <110>-oriented wires, respectively, for junctionless GAA 
nanowire transistors with 5×5 nm
2 
cross-section dimensions. As it can be seen in 
these figures, the Δ2 and Δ3 valleys in the <100> wire-orientation and Δ1 valley in 
the <110> channel have the most contributions to the total currents of the devices. 
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This can be due to the values of confinement and transport effective masses and the 
arrangement of the subbands which can be seen in Figures 5.21 to 5.24. As it can be 
seen in these figures the distance between subbands is less in these valleys compared 
to the other valleys and more subbands contribute to the value of the total current. 
 
 
Figure 5.19 - Contribution of different Δ valleys in total current of junctionless GAA 
nanowire transistor with cross-section of 5×5 nm
2
 and <100>-oriented wire (Vds=0.4V, wafer 
orientation is (010)). 
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Figure 5.20 - Contribution of different Δ valleys in total current of junctionless GAA 
nanowire transistor with cross-section of 5×5 nm
2
 and <110>-oriented wire (Vds=0.4V, wafer 
orientation is (010)). 
 
 
 
Figure 5.21 - Four lowest conduction subbands (black) and spectral density of current (red) 
at Vgs-Vth =0.3V for Δ2 and Δ3 valleys of <100> oriented junctionless nanowire transistor. 
Wafer orientation is (010), Vds=0.4V, cross-section is 5×5 nm
2
). 
. 
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Figure 5.22 - Four lowest conduction (black) and spectral density of current (red) at Vgs-Vth 
=0.3V for Δ1 valley of <100> oriented junctionless nanowire transistor. Wafer orientation is 
(010), Vds=0.4V, cross-section is 5×5 nm
2
. 
 
 
Figure 5.23 - Four lowest conduction (black) and spectral density of current (red) at Vgs-Vth 
=0.3V for Δ1 valley of <110> oriented junctionless nanowire transistor. Wafer orientation is 
(010), Vds=0.4V, cross-section is 5×5 nm
2
. 
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Figure 5.24 - Four lowest conduction subbands (black) and spectral density of current (red) at Vgs-Vth 
=0.3V for Δ2 and Δ3 valleys of <110> oriented junctionless nanowire transistor Wafer orientation is 
(010), Vds=0.4V, cross-section is 5×5 nm
2
. 
 
5.6. Conclusion 
Our simulation results show that the Intrinsic gate delay in JNTs with gate length 
of 22 nm down to 15 nm with doping concentration from 5×10
18 
cm
-3 
up to 2×10
19 
cm
-3
 is higher than those of IM devices with the same gate lengths due to smaller on-
state current of JNTs compared to IM devices. On the other hand, switching energy 
is lower in JNTs compared to IM devices due to the lower gate capacitances in JNTs. 
And as a result, energy-delay product of JNTs and IM devices is almost identical for 
simulated devices. We also show that using additional doping concentration in the 
source and drain contact regions of JNTs, considering an optimized distance from 
gate edges, leads to further decrease of the intrinsic gate delay and energy-delay 
product. These results confirm the findings of Cho et al. regarding high-frequency 
performance of junctionless transistors [13]. 
Furthermore, we have simulated and compared the switching time of junctionless 
and AM gate-all-around nanowire transistors using quantum and classical 
simulators. We found that classical simulations are not valid for small dimension 
devices and may lead to wrong results in calculating of the switching speed in small 
dimension devices. We find that in larger devices, switching time of AM devices is 
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lower than in junctionless devices but both devices have a similar switching time 
when they have small dimensions. 
JNTs exhibit better short-channel effect control and a larger on/off current ratio 
than IM triple-gate devices for a gate length equal to 10 nm. Increasing the height of 
the silicon nanowire at fixed nanowire width as well as using additional doping 
concentration in the source/drain regions of JNTs, considering an optimized gate-
underlap, increases the drive current with limited loss of control on short channel 
effects in JNTs. 
Finally, by simulating and comparing Ids-Vgs characteristics, subthreshold swing 
and DIBL of short-channel junctionless and accumulation-mode (AM) gate-all-
around (GAA) nanowire transistors, we found that in devices with larger cross-
section dimensions, the AM device has more on-current but the current 
characteristics become very similar in devices with smaller cross-section dimensions. 
In the simulated devices, subthreshold swing is very similar in both junctionless and 
AM GAA devices while the DIBL is slightly better for junctionless devices. We also 
investigate the influence of wire orientation on Ids-Vgs characteristics of junctionless 
nanowire transistors by simulating the Ids-Vgs characteristics of <100> and <110> 
oriented wires on (010) wafer. We found that for the simulated devices, due to the 
values of confinement and transport effective-masses and arrangement of subbands , 
the on-current is more in <100>-oriented junctionless GAA nanowire transistors 
compared with <110>-oriented juncitonless GAA nanowire transistors. 
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Chapter 6 : Influence of Germanium Channel 
Properties on Performance of Nanowire Transistors 
 
6.1. Introduction 
According to the international technology roadmap of semiconductors (ITRS) 
metal-oxide-semiconductor field-effect transistors (MOSFETs) are shrinking rapidly 
and will reach sub-10 nm regime within the next few years [1]. Scaling device 
dimensions gives rise to short-channel effects (SCEs) which is caused by a less 
electrostatic control of the channel by the gate. The classical SCEs are an increase of 
the subthreshold swing (SS), a lowering of the threshold voltage (Vth) when gate 
length is reduced, and the drain-induced barrier lowering (DIBL) effect, which 
manifests itself as a lowering of the threshold voltage when the drain voltage (Vd) is 
increased. All these effects degrade device performance. Reducing short-channel 
effects is important for being able to scale transistors to decananometer dimensions. 
To this end, various device structures and materials have been proposed.  
Multiple-gate structures, thin-body silicon-on-insulator (SOI) devices and high- 
gate dielectrics are being used to enhance gate control over the channel [2, 3]. From 
a design perspective, devices that resemble nanowires with a very small cross-
section are very promising due to their excellent characteristics and a potential for 
high-density integration.  On the materials side, channels made of germanium, 
carbon nanotubes and compound semiconductors are being investigated because of 
high carrier mobilities. Their science and technology have also attracted considerable 
attention as they have shown to yield enhanced drive current and improvement of 
electrical performances in nanotransistors [4-6].   
The formation of ultra-sharp source and drain junctions is another challenge of 
modern devices in addition to the issue of controlling short-channel effects. For 
example, at very short channel length, extremely high doping concentration gradients 
are needed to form the p-n junctions. This results in increasing the cost and the 
complexity of the fabrication process. As stated in the previous chapters, the 
fabrication process of JNTs is much simpler than in conventional CMOS devices and 
they can provide full CMOS compatibility. The main key in the fabrication  of JNTs 
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is that the channel region has to be narrow and thin enough to allow for full depletion 
of carriers to turn off the device [7].  
The conduction mechanism in JNTs is based on the propagation of most carriers 
through the bulk of the channel rather than in surface channel [8] and atomic-scale 
simulations have confirmed the scalability of JNTs down to sub-5 nm dimensions 
[9]. Several publications on the characterization of JNTs and comparison of these 
devices with conventional CMOS devices can be found in the literature [10-18]. 
Germanium IM devices have been previously investigated [19, 20]. In this chapter 
we report the performance comparison of germanium and silicon JNTs using 
quantum mechanical study [21].  
In chapter 4, we explored the effects of design by looking at multiple-gate device 
architecture and SOI technology. Here, using three-dimensional ballistic quantum 
mechanical simulations we comprehensively investigate the effect of different 
channel materials and orientation, namely, <100>- or <110>-oriented Ge and Si 
wires on a (010)-wafer, on the short channel characteristics of n-channel JNTs and 
compare them with the characteristics of conventional IM nanowire-based FETs. 
This analysis can explain the physical origin of the superior short channel behavior 
of JNTs compared with IM devices and identify the materials properties that affect 
device performance. 
In the next section the device structures and parameters which have been used in 
the simulations are discussed. Section 6.3 introduces the simulation methodology 
followed by the presentation of the results in Section 6.4. We conclude with few 
summary remarks. 
 
6.2. Device structures and parameters 
Here we consider n-type Si and Ge nanowires with different channel orientations 
of <100> and <110>  which are made on (010)-oriented wafers. Figures 6.1 (a) and 
(b) show a schematic view of gate-all-around (GAA) junctionless and inversion-
mode nanowire transistors with a square cross-section as well as the doping profile 
in the longitudinal direction for these devices. The cross-sections are assumed to be 
square and have dimensions of WSemicon = TSemicon where TSemicon ranges from 6 nm 
down to 4 nm. Gate lengths range from 12 nm to 8 nm and uniform doping 
concentrations throughout the channel and source/drain regions of the devices have 
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been used. We assume the abrupt source and drain junctions in IM and doping 
concentrations in the source/drain regions and channel are 1×10
20 
cm
-3 
and 1×10
15 
cm
-3
, respectively. The doping concentration in source, drain and channel of JNTs is 
1×10
19 
cm
-3
. The effective oxide thickness (EOT) is equal to 1 nm for all devices. 
The supply voltage (Vdd) is equal to 0.65 V and by tuning the gate workfunction, all 
transistors are designed to have the same off-current of 10 pA/µm which is suitable 
for low standby power technologies [1].  
 
 
Figure 6.6.1 - (a) Bird eye’s view of a gate-all-around nanowire transistor and (b) doping 
profile in the longitudinal direction in junctionless and inversion-mode devices. 
 
The band alignments of the various direct and indirect gaps of Si and Ge at room 
temperature are shown in Figure 6.2. In bulk semiconductor devices, valleys which 
are lower in energy have the largest contribution to transport. As it can be seen in 
this figure, in bulk silicon the X-valleys are energetically much lower than the other 
valleys and, as a result, most of the electrons in the conduction band populate the X-
valleys; other valleys can be ignored in the transport simulations. In small dimension 
nanowires, however, quantum confinement becomes important and effective masses 
perpendicular to the wire axis play an important role in determining the valleys that 
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form the energetically lowest subbands. Table 6.1 shows the general expressions for 
effective masses used in the simulations for Si and Ge nanowires with different 
crystal orientations. The transverse and longitudinal effective masses used for the X- 
and L- valleys in Si and Ge are shown in Table 6.2. The -valley in Ge is non-
degenerate and has an isotropic effective mass (0.038×m0 where m0 is the free 
electron mass). Using this band structures and effective masses, we investigate the 
effect of wire materials and orientations on the subthreshold swing, DIBL, Ion/Ioff 
ratio and source-to-drain tunneling in JNTs and compared them with IM devices.  
 
 
Figure 6.6.2 - The values of direct and indirect gaps of Si and Ge devices (at 
Temp=300K) used in our simulations.  
 
The band-to-band tunneling (BTBT) has not been considered in our simulations. 
Note that due to the quantization effect the band gap in our devices becomes even 
larger than bulk devices as the channel thickness gets smaller and the BTBT rate 
decreases [22]. Using larger supply voltages could increase the leakage current and 
degrade the off-state performance of the devices [23]. A brief introduction of the 
simulation method that takes into account the effective masses for arbitrarily 
oriented wires is discussed in the next section. 
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Table 6.1 – General expressions of effective masses and subband degeneracy for <100>- and 
<110>- oriented semiconductor nanowires on the (010)-oriented wafer. 
Wire 
orientation 
Valley myy mzz myz mx Degeneracy 
 
 
 
<100> 
 
X 
mt mt inf ml 2 
ml mt inf mt 2 
mt ml inf mt 2 
 
 
L 
     
      
 
     
      
 
     
     
 
      
 
 
2 
     
      
 
     
      
 
     
     
 
      
 
 
2 
 
 
 
 
 
<110> 
 
 
X 
ml mt inf mt 2 
     
     
 
mt inf      
 
 
2 
mt      
     
 
inf      
 
 
2 
 
 
 
L 
     
      
 
     
      
 
     
√        
 
mt 1 
     
      
 
     
      
 
     
√        
 
mt 1 
     
      
 
mt inf       
 
 
2 
 
Table 6.2 – Values of transverse and longitudinal effective masses for the X- and L-
valleys in bulk Si and Ge which have been used in our simulations. 
 valley ml/m0 mt/m0 
 
Si 
X 0.98 0.19 
L 1.7 0.12 
 
Ge 
X 0.95 0.2 
L 1.64 0.082 
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6.3. Simulation methodology 
We have used our fully self-consistent 3D quantum mechanical simulator that uses 
the effective-mass approximation. Calculation of band structures in Si and Ge 
nanowires using tight-binding simulations have shown that for devices with a cross-
section larger than 4nm, the change in curvature of electronic bands along transport 
directions is negligible and as a result the parabolic approximation is valid and 
accurate [20, 24]. The simulation procedure was discussed extensively in chapter 2. 
Here, we repeat the main steps to complete a generalization that allows the correct 
treatment of the kinetic energy in arbitrarily oriented nanowires using the effective 
mass tensor. 
The quantum transport is calculated using the Non-Equilibrium Green’s Functions 
(NEGF) formalism [25] expressed in the mode space (MS) approach [26]. The 3D 
Poisson equation and 3D Schrödinger equation with open boundary conditions are 
solved self-consistently. COMSOL Multiphysics [27] is used to solve the Poisson 
equation and obtain the electrostatic potential in the device. Using MS approach the 
quantum confinement and transport can be separated to solve the Schrödinger 
equation in a computationally efficient manner.  As a result of this procedure, the 3D 
Schrödinger equation is decomposed into: (I) a 2D Schrödinger equation which is 
solved with closed boundary condition in different cross-sections of the nanowire to 
obtain the wave functions and the electron subbands along the device, and (II) a 1D 
transport equation which is solved using NEGF formalism along source-drain axis to 
obtain the electron charge density. 
The 3D full stationary Schrödinger equation is given by: 
 
                        6.1 
 
where H3D is the 3D device Hamiltonian, E is energy and Ψ(x,y,z) is the 3D 
wavefunction. In arbitrarily oriented wires the inverse effective-mass tensor have 
non-diagonal terms which are due to misalignment of the iso-energy surfaces of the 
conduction bands with the device coordinate system. Assuming an ellipsoidal 
parabolic energy band, H3D is defined as: 
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6.2 
 
where 1/mij is the reciprocal effective mass tensor (EMT) in the device coordinate 
system, and V(x,y,z) is the potential energy. Solving this equation is a computational 
challenge. By decoupling the associated energies along the confinement and 
transport directions, one can avoid having to solve the full 3D equation. We use the 
method extensively described in [28] to do this. By assuming constant confinement 
along the transport (x) direction, the 3D wavefunction can be written as follows:  
 
                      6.3 
 
Where   and kx are the wavefunction in the cross-section and the wavevector in 
the transport direction, respectively. By writing the transverse part of the 
wavefunction as follows: 
 
                          6.4 
 
and choosing parameters  and  in such a way to cancel the first order 
derivatives with respect to y and z in the 3D Schrödinger equation, we obtain the 
following equation: 
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)  (
    
 
   
         )           6.5 
 
where mx is effective mass in transport direction, 1/mij is the reciprocal EMT in the 
device coordinate system, E is the charge-carrier energy and V is the confinement 
potential energy.  In this equation the associated energies in the confined cross-
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section  and in the channel  direction (x) are decoupled, which allows one to use the 
NEGF formalism [25] expressed within the MS approach [26]. The 2D Schrödinger 
equation to be solved for the confined cross-section at each point along the transport 
direction (x) to yield the electron subbands energy levels and modes reads: 
 
     
               
            6.6 
 
where 
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)
        
6.7 
 
where     
 is the subband energy level and            is the corresponding 
transversal wave function at each slice x=xi. The non-diagonal term in the effective 
mass tensor (1/myz) couples the transverse directions. The Figure 6.3 shows the 
influence of this non-diagonal term. 
 
 
Figure 6.3 - Square modulus of the 2nd wavefunctions of the (a) X-valley and (b) L-valley of a Ge 
nanowire. 
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Finally, using the mode-space device Hamiltonian and assuming ballistic 
transport, the retarded Green’s function (G) of the active device is calculated using: 
 
               
   6.8 
 
where I is the identity matrix. The  self-energy functions Σ1 and Σ2 account for the 
open boundary conditions [29]. Using the NEGF formalism and knowing the 
retarded Green’s function then the electron density and current can be obtained [25, 
26]. Since just the first few subbands are essentially occupied by electron carriers 
and needed to be taken into account in the simulations, computation time is 
significantly reduced. 
To benchmark the different devices we use the subthreshold swing and DIBL as 
performance indicators. The subthreshold swing measures the rate of current 
increase with gate voltage below threshold and is expressed in millivolts of gate 
voltage per decade of drain current. It is defined as: 
 
     
   
          
 6.9 
 
which for a MOSFET yields 
 
     
   
 
                  6.10 
 
Here kB is the Boltzmann constant, T is the temperature in Kelvin, q is the absolute 
value of the electron charge and n is the body factor. The body factor presents the 
efficiency of the gate control over the channel potential and in the best case is equal 
to 1, which at room temperature (T=300K) gives a value of SS=59.6 mV/decade. 
Typically, the effective channel length decreases with the creation of depletion 
regions in the channel region because of the source/drain junctions and it results in 
the degradation of the gate control over the channel region. The channel potential is 
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no longer controlled just by the gate electrode but also depends on the distance 
between source and drain regions and the voltage applied to the drain. DIBL is 
defined as: 
 
 
                                        
       
6.11 
 
6.4. Results and discussion 
In this section we present the simulation results on the effect of channel 
dimension, orientation and material and on the performance of JNTs and IM devices 
[21]. 
 
6.4.1 Device characteristics 
Figure 6.4 shows the impact of cross-section dimension on the subthreshold swing 
and DIBL of Si and Ge JNTs and IM devices. For a fixed gate length the SS 
improves towards the ideal value of 59.6 mV/decade as the cross-section decreases 
for both types of devices. DIBL also decreases with increasing confinement. This is 
largely expected as the electrostatic control of channel charges by the gate improves 
with smaller cross-sections. Figure 6.5 exemplifies the anticipated behavior; a drop 
in the source-channel potential barrier with drain voltage is much larger in devices 
with larger cross-sections. In devices with TGe=6nm, for instance, the subthreshold 
swings of <100>- and <110>- oriented wires in JNTs are 12% and 20% better than 
those of IM transistors, respectively. The respective DIBL is 70% and 75% lower. 
This is due to the presence of space-charge regions in the channel region of IM 
devices associated with the source and drain PN junctions and also the increase of 
the drain space-charge region with drain voltage which results in degradation of gate 
control over the channel charges in IM devices compared to JNTs. This and the 
varying sensitivity in orientation for the JNTs and IM devices will be explained in 
more detail below. 
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Figure 6.4 - (a) Subthreshold swing and (b) DIBL in junctionless nanowire transistors and 
inversion-mode devices for germanium and silicon nanowire channels. 
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Figure 6.5 - Source-channel potential barrier of <100>-oriented silicon nanowires in (a) inversion-
mode devices and (b) junctionless nanowire transistors. (Lgate=12 nm). 
 
Figure 6.6 gives a general comparison of drive current characteristics of JNTs and 
IM nanowire transistors for different wire materials and channel orientations for a 
gate length of 10 nm. JNTs exhibits a better Ion/Ioff ratio in every case, for a supply 
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voltage of VDD=0.65V. It can also be seen that <110>-oriented IM germanium 
nanowires cannot be properly turned on at Vgs=Vdd=0.65V and have a poor Ion/Ioff 
ratio due to a large subthreshold swing. The degradation of the device characteristics 
in this case results from the effective mass tensor of the Ge channel which 
determines the subband properties. There are three L-derived valleys for wires 
fabricated along the <110> direction (see Table 1). Those with higher effective 
masses along the confinement direction have the largest contribution to the total 
current since they are positioned lower in energy. On the other hand, their lower 
transport effective mass increases the source-to-drain tunneling, thereby, increasing 
the off-current. The details of the tunneling current contribution to the total current 
are discussed in the next section. 
 
 
Figure 6.6 - Comparison of transfer characteristics for (a) <100>-wire orientation, (b) <110>-wire 
orientation and different channel material (c and d) in junctionless nanowire transistors and inversion-
mode devices. (Lgate=10 nm, Tsemicon=5 nm, VDS=0.65V). 
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For completeness, Figure 6.7 shows how SS and DIBL depend on varying the 
cross-section in short channel devices, that is, keeping the ratio of gate length to 
thickness equal to two. As expected, short channel effects result in a larger increase 
in the DIBL and subthreshold-swing degradation in IM nanowire transistors 
compared with JNTs. Also, whilst Ge JNTs characteristics are comparable to the Si 
JNTs devices the use of <110>-oriented Ge as channel material in IM devices clearly 
yields the worse performance. An interplay between the larger effective gate length 
and the lower transport effective mass of the <100> Si channel compared to the Ge 
counterpart yields very similar short-channel behavior for both JNTs and IM devices 
made of these materials. Overall, Figure 6.7 shows that n-type Ge devices may at 
best be expected to perform equally well with their silicon counterparts. 
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Figure 6.7 - Effect of channel material, wire orientation, and cross-section dimension on (a) DIBL 
and (b) subthreshold swing in junctionless nanowire transistors and inversion-mode devices. 
 
6.4.2 Device physics 
One reason for the worse short channel effect control in Ge nanowires than in Si 
devices can be explained by the concept of natural length ().  The natural length is a 
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parameter which represents the extension of the electric field lines from the source 
and the drain into the channel region [30-32]. In gate-all-around devices with square 
cross-section is defined by the following expression: 
   √
        
    
            6.12 
where εox is the permittivity of the gate oxide, εsemicon is the permittivity of the wire 
material (Si or Ge), Tox is the gate oxide thickness and Tsemicon is the nanowire 
thickness. The ratio of effective gate length to the natural length should be large 
enough for devices to be free of SCEs. According to this expression, short-channel 
effects can be minimized by: (i) decreasing the gate oxide thickness, (ii) decreasing 
the nanowire thickness, (iii) increasing the dielectric constant of the gate oxide 
material, and/or (iv) decreasing the dielectric constant of the wire material . Since 
         the natural length of Si nanowires is smaller than that of Ge  
nanowires (           ) and, as a result, Ge nanowires are more affected by short 
channel effects for the same gate length and device parameters.  
The variation of the effective masses and specially their effect in the tunneling 
current is another reason for the difference in SCE control between Si and Ge devices. 
Figure 6.8 shows the contribution of source-to-drain tunneling current to the total 
current in the off state and in the on-state. As it can be seen in this figure, for both Si 
and Ge nanowires, source-to-drain tunneling in the subthreshold regime is much 
lower in JNTs than in IM devices. In the on-state, the source-to-drain tunneling is 
almost equal to zero in both Si and Ge JNTs, but not in IM devices. Moreover, the 
tunneling current is much larger in <110>-oriented than in <100>-oriented Ge 
nanowires. This is due to the small effective mass of the L-valleys (0.082×m0 along 
the transport direction), which carry the largest contribution to the total current. 
Within the <100>-oriented Ge nanowires the transport effective mass is much larger 
(0.601×m0), yielding a lower tunneling current. The smaller tunneling current in JNT 
compared to the IM nanowire device in the subthreshold regime can be explained by 
the larger effective gate length of JNTs in the off-state.  
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Figure 6.8 - The source-to-drain tunneling current contribution to the total current in the off- and 
the on-state regime for Si and Ge nanowires. 
 
Figure 6.9 shows the first subband profile of Ge and Si JNTs and IM devices in 
both the off-state and the on-state. As it can be seen in this figure, for JNT in on-state 
there is no source/channel junction potential barrier, which virtually reduces the 
tunneling current to almost zero. As it is illustrated in Figure 6.9 the top of the 
potential barrier in the channel region is lower in the JNT than in the IM device in the 
off state. In addition, the potential barrier extends from the sides of the physical gate 
electrode into the source and drain regions, which  produces an effective channel 
length longer than the physical gate length when the device is turned off. As a result, 
even in the off state regime, JNTs have smaller tunneling current than IM nanowire 
transistors.  
 JNTs have a larger effective gate length than the physical gate length (Leffective 
>Lphysical) in the off-state and a smaller effective gate length than the physical gate 
length (Leffective ≤ Lphysical) in the on-state. This behavior justifies the highly improved 
short channel characteristics of JNTs [33, 34]. A plot of charge carrier concentrations 
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in the off- and on-states in a JNT illustrates the variation of effective gate length in 
Figure 6.10. 
 
 
Figure 6.9 - The first subband profile of junctionless nanowire transistors and inversion-mode 
devices in both off-state and on-state regime for silicon and germanium nanowire transistors and 
different wire orientations. (Lgate=10 nm, Tsemicond=5 nm). 
 
 
Figure 6.10 - Effective gate length variation from the off-state to the on-state in a junctionless 
nanowire transistor using the plot of charge carrier concentration. (The depleted region is transparent 
and the dark areas are neutral). 
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6.5. Conclusion 
In this chapter the transfer characteristics, subthreshold swing, drain-induced 
barrier lowering, source-to-drain tunneling, and Ion/Ioff ratio of junctionless nanowire 
transistors and inversion-mode devices were investigated using 3D quantum 
mechanical simulations. Impact of different wire orientation, material (namely, 
germanium and silicon), and device dimensions were studied. We conclude that 
<100>- and <110>-oriented junctionless nanowires with Si and Ge channels are more 
immune to short channel effects compared with the conventional IM devices. These 
JNTs provide smaller subthreshold swing, less DIBL, lower source-to-drain 
tunneling, and a larger Ion/Ioff ratio.  
We also showed that <110>-oriented Ge IM devices have much poorer short-
channel characteristics than their Si counterparts. In contrast, the material and 
orientation of the channel does not have considerable effect on the device 
performance of JNTs which is because of the larger effective gate length that 
suppresses source-to-drain tunneling. As a result of this, regardless of the differences 
in the natural length and effective masses, n-type Ge and Si JNTs perform equally 
well.  
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Chapter 7 : Performance Investigation of III-V 
Nanowire Transistors 
7.1. Introduction 
As discussed in the previous chapters of this thesis, rapid scaling of MOSFETs 
down to decananometers leads to detrimental short channel effects and degrade the 
reliability of nanotransistors. Several device structures, such as MuGFETs and thin-
body silicon-on-insulator (SOI) transistors, as well as the introduction of high-k gate 
dielectrics and channels made of high mobility materials have been proposed to 
improve the device performance and decrease short channel effects in 
nanotransistors [1-4]. In chapter 6, we extensively discussed the case of germanium 
used as a channel material for both junctionless nanowire transistors and inversion 
mode devices and explained the device physics underlying the behavior of basic 
performance parameters. Here, we study another class of channel materials, namely, 
III-V compound semiconductor nanowires such as GaAs, GaSb, and InP, which are 
also attractive candidates for next generation MOSFETs. They offer unique 
possibilities to control their fundamental properties during growth (through 
dimension, doping, and composition) as well as high electron mobility [5, 6]. 
However, in devices scaled below 10 nm the classic transfer characteristics are not 
necessarily determined by physical parameters such as the mobility and expectations 
from classical device concepts need to be tested.  
In this chapter, we investigate the use of III-V semiconductors in state-of-the-art 
nanotransistor architectures and compare their electrical performance with Si 
channels [7]. The short channel characteristics of III-V junctionless and IM nanowire 
transistors are studied using 3D quantum mechanical simulations in the ballistic 
regime. The ballistic approximation is justified after explicit simulation of the 
acoustic and optical (polar optical in III-V channels) electron-phonon scattering. 
This analysis lets us explain the physical origin of the short channel behavior of III-
V nanowires and determine the effect of their materials properties on device 
performance. After introducing the device structures and parameters of our 
simulations in the next section, we present the discussion of our results in section 
7.3. The chapter concludes with a brief summary. 
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7.2. Device structure and simulation parameters 
We consider different III-V materials namely GaAs, InP, and GaSb as channel 
materials of gate-all-around nanowire transistors with channel orientations of <100>. 
The devices are patterned on (010)-oriented wafers. Figures 7.1 (a) and (b) show a 
schematic view of gate-all-around (GAA) nanowire transistor with a square cross-
section as well as the doping profile in the longitudinal direction for junctionless and 
inversion-mode devices. These do not differ from the devices investigated in chapter 
5 and 6 but their diagrams are included here for completeness. Gate lengths are 
considered to be 10 nm. Uniform doping concentrations throughout the channel and 
source/drain regions of the devices have been used. In IM transistors the source and 
drain junctions to the undoped channel are assumed to be abrupt and doping 
concentrations in the source/drain regions are 1×10
20 
cm
-3
. The doping concentration 
in JNTs is 1×10
20 
cm
-3
 throughout the device. The effective oxide thickness (EOT) is 
equal to 1 nm for all devices. The supply voltage (Vdd) is equal to 0.65 V and the 
same off-current of 100 nA/µm which is suitable for high performance logic 
technologies [3] is set for all transistors by tuning the gate workfunction. Band-to-
band tunneling (BTBT) has not been considered in the simulations. In fact, because 
of the strong quantization effect, the band gap in the simulated nanowires becomes 
even larger than bulk devices as the channel thickness becomes smaller and BTBT 
rate is considerably decreased [8]. 
The material properties used in the simulations are listed in Tables 7.1 and 7.2 [9, 
10] for the III-V materials and Si, respectively. In ultra-scaled devices, maintaining a 
good sub-threshold characteristic is very important. We use the subthreshold swing 
(SS) and drain-induced barrier lowering (DIBL) as performance indicators in our 
simulations. SS shows the rate of current increase with gate voltage below threshold 
and presents the efficiency of the gate control over the channel potential. It is 
expressed in mV/decade. Decrease of threshold voltage while increasing the drain 
voltage is expressed by DIBL. As explained in chapter 5, the reason of this reduction 
is that the channel potential is no longer controlled only by the gate. In the next 
section we present simulation results of the subthreshold swing, DIBL, Ion/Ioff ratio in 
JNTs and compare them with those of conventional IM devices. 
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Figure 7.1 - (a) Bird eye’s view of a gate-all-around nanowire MOSFET and (b) doping 
profile in the longitudinal direction in junctionless nanowire transistors and inversion-mode 
devices. 
 
Table 7.1 – Material properties for III-V compound semiconductors. (  
  is the 
bandgap, ∆EL and ∆EX are the L- and X- valley band-offsets from the Γ-valley, and 
mt, ml, and m  are transverse, longitudinal and isotropic Γ-valley effective masses, 
respectively; and m0 is the free electron mass). 
 
Dielectric 
constant 
  
       ∆EL (eV) ∆EX (eV) m / m0 
mt/m0,ml/ m0 
(L) 
mt/m0,ml/ m0 
(X) 
InP 12.4 1.353 0.59 0.85 0.08 0.13, 1.64 0.34, 1.26 
GaAs 12.9 1.422 0.29 0.48 0.067 0.075, 1.9 0.27, 1.98 
GaSb 15 0.727 0.063 0.329 0.039 0.1, 1.3 0.22, 1.51 
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Table 7.2 - Material properties for Si. (  
  is the bandgap, ∆EL is the L-valley band-
offset from the X-valley, and mt, ml, and m  are transverse, longitudinal and isotropic 
Γ-valley effective masses, respectively; and m0 is the free electron mass). 
 
Dielectric 
constant 
  
       ∆EL (eV) mt/ m0, ml/ m0 (X) mt/ m0, ml/ m0 (L) 
Si 11.7 1.12 0.88 0.19, 0.98 0.12, 1.7 
 
7.3. Simulation results and discussion 
In Figure 7.2 we compare Ids-Vgs of Si and GaAs nanowire for gate length 22nm 
and 10 nm in the presence of phonon scattering. We consider acoustic and optical 
phonon scattering interactions in Si, and acoustic and polar optical scattering 
mechanisms in GaAs. One can see that for Lgate=10 nm the electron-phonon coupling 
does not affect the Ids-Vgs significantly. Since in our simulations the considered gate 
length is 10nm, we use the ballistic transport simulations for the rest of this chapter. 
 
 
Figure 7.2 – Transfer characteristics of Si and GaAs channels with gate length (a) 22 nm and 
(b) 10 nm. A comparison between ballistic transport and transport including electron-phonon 
scattering is shown. 
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Figure 7.3 and 7.4 show the subthreshold swing and DIBL of different inversion-
mode and junctionless III-V nanowires compared with the silicon nanowire device. 
 
 
Figure 7.3 –Subthreshold swing in IM and junctionless nanowire transistors made of Si and 
III-V compound semiconductors. 
 
 
Figure 7.4 – Comparison of DIBL in IM and junctionless nanowire transistors made of Si 
and III-V compound semiconductors (DIBL is defined as                               
           ). 
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As it can be seen in these figures, a Si nanowire device is more immune to short 
channel effects. This is attributed to the larger transport effective mass and smaller 
dielectric constant of silicon which leads to smaller natural length [7]. As discussed 
in chapter 6, the ratio of gate length to the natural length should be large enough for 
devices to be free of SCEs. Figure 7.5 shows the natural length for Si and other III-V 
compound materials. 
 
Figure 7.5 –Natural length for Si and different III-V compound semiconductors. 
 
InP nanowire has the smallest subthreshold swing in comparison with the other 
III-V nanowire devices simulated here which is due to its larger effective mass along 
the current direction. The larger transport effective mass suppresses the source-to-
drain tunneling current. On the other hand, GaSb has the largest subthreshold swing 
due to its smallest transport effective mass. Nonetheless, GaSb nanowire has higher 
on-current in comparison with the other simulated III-V nanowires which is due to 
the contribution of its L-valleys to the carrier transport at higher gate voltages 
(Figure 7.6). Figures 7.6 and 7.7 show respectively the drive current and on-to-off 
current ratio of different III-V JNTs and IM devices compared to nanowire 
transistors with silicon channels of the same geometrical parameters. It is found that 
at this scale channels made of silicon nanowires have better drive current and on-to-
off current ratio compared to III-V nanowires. This is attributed to the better 
subthreshold swing of the silicon devices and also due to the fact that III-V materials 
have a low density of states (DOS) in the -valley which results in the reduction of 
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the drive current [11]. The off current of the III-V nanowire channels is affected 
widely by source-to-drain tunneling compared with the silicon nanowire device 
which is due to their smaller transport effective mass; hence, they have larger 
subthreshold swing than Si JNTs and IM devices.  
 
 
Figure 7.6 - On current of different III-V nanowires compared to silicon nanowire with the 
same physical parameters (Ion extracted at VGS=0.65V). 
 
 
Figure 7.7 - On-to-off current ratio of different III-V nanowires compared to silicon 
nanowire with the same physical parameters. 
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Finally, upon comparison of the performance parameters of JNTs with IM 
devices, one concludes that JNTs are more immune to SCEs. This is because of the 
larger effective gate length in this device architecture compared with that of IM 
nanotransistors, as shown in chapter 6. 
 
7.4. Conclusion 
In this chapter the short channel behavior of III-V JNTs and IM nanowire devices 
was studied and compared with those of transistors made of Si nanowire channels. 
We considered the subthreshold swing, drain-induced barrier lowering, and Ion/Ioff 
ratio as performance indicators in our simulations. Our study confirms that JNTs are 
more immune to short channel effects than conventional IM devices and present 
smaller subthreshold swing and DIBL. This is traced back to the larger effective gate 
length that suppresses source-to-drain tunneling. Discussing the materials 
dependence, we also showed that InP has the smallest subthreshold swing among the 
other simulated III-V nanowire devices simulated here (GaAs, GaSb). This is due to 
the larger transport effective mass of InP. Finally, we showed that at ultrascaled 
regime, silicon nanowire channels can have better drive current and on-to-off current 
ratio compared to III-V nanowire devices. This electrical performance is explained 
by suppression of source-to-drain tunneling due to the higher effective mass and 
materials parameters that determine the natural length (shortest for Si). Higher on-
current is also observed for the Si device as the mobility concept does not apply at 
this length scale and the drive current is largely determined by the density of states in 
the confined channel. These considerations are important to take into account when 
designing transistors at the nanoscale. 
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Chapter 8 : General Conclusions and Future 
Perspectives 
 
Since multi-gate MOSFETs are a major candidate for next-generation CMOS 
devices, in this thesis we studied the performance of several multigate structures 
such as FinFET, Triple-gate, and gate-all-around MOSFETs in both semi-classical 
and quantum regimes and considered different device properties such as channel 
materials and orientation, dimensions, and doping concentrations. The performance 
of different types of MOSFETs such as junctionless, inversion-mode and 
accumulation-mode MOSFETs was also compared. To this aim, in addition to using 
commercial TCAD software such as SILVACO TCAD and Synopsys TCAD, we 
developed a self-consistent three-dimensional quantum-mechanical simulator based 
on the non-equilibrium Green’s function formalism and in the framework of 
effective mass approximation. Our 3D simulator is able to consider different 
semiconductors (namely Si, Ge, and several III-V compound semiconductors) as 
channel material as well as considering both ballistic and dissipative transport 
regimes. Different scattering mechanisms can be treated by our simulator, e.g., 
acoustic and optical phonon scattering for non-polar semiconductors and polar 
optical scattering for polar semiconductors. Four different methods have been 
implemented in the simulator to solve the Schrödinger–Poisson equations self-
consistently in order to study the device physics and quantum properties of nanowire 
transistors at the end of the road map. We also proposed a new method called Fast-
coupled-mode-space (FCMS) which is technically a mixture of both fast-uncoupled-
mode-space (FUMS) and coupled-mode-space (CMS). This method benefits from 
the speed of FUMS and the accuracy of CMS approaches at the same time. FCMS 
method can be used to simulate quantum transport of devices with any shape and any 
kind of discontinuities and can be run on a standard PC. Unlike the real-space 
approach, FCMS is very useful for extensive simulations and results obtained with 
this approach are in good agreement with the real-space approach. 
From the physical point of view, the device performance and short channel 
effects such as DIBL, subthreshold swing, off-leakage current of several multigate 
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structures as well as drain breakdown voltage of bulk and SOI FinFETs were 
studied.  
We also carried out an extensive study on the performance of the newly proposed 
type of field-effect-transistors called junctionless nanowire transistor (JNT). The 
electrical characteristics of JNTs were compared to accumulation-mode (AM) and 
inversion-mode (IM) devices. For all the studied device structures and materials, we 
demonstrated that JNT is more immune to SCEs compared to IM device due to its 
larger effective gate length. Moreover, for the modeled n-channel nanowire devices 
we found that at very small cross sections the nanowires with silicon channel are 
more immune to SCEs. Interestingly, the mobility of the channel material is not as 
significant in determining the device performance in ultra-short channels as other 
material properties such as the dielectric constant and the effective mass. For a 
device with fixed gate length, the electrostatic control over the channel carriers 
improves with shorter natural length which scales as the square root of the dielectric 
constant. Also, the source-to-drain tunneling current which affects short-channel 
characteristics is higher for channel materials with smaller transport effective mass.  
From the comparison of important device metrics such as the intrinsic gate delay and 
energy-delay product, we found that JNTs with gate length of 22 nm down to 15 nm 
have larger intrinsic gate delay than those of IM devices with the same gate lengths 
due to smaller on-state current. But, on the other hand, switching energy is lower in 
JNTs compared to IM devices due to the lower gate capacitances in JNTs. As a 
result, energy-delay product of JNTs and IM devices is almost identical for 
simulated devices.  
Although we tried our best to explain the short channel behavior of modern 
device structures with different channel materials using numerical simulation, there 
is definitely a lot of work left for further studies of physical phenomena as well as 
numerical models used in this work. For example, a lot of work can to be done on 
the physical modeling of different III-V nanowires such as InGaAs nanowire 
transistor and also junctionless transistors made in silicon, germanium, III-V 
compound semiconductor or any other materials. As the fabrication process of 
junctionless transistors is much simpler than the conventional transistors with 
junctions even at ultra-scaled regime, these devices are an attractive candidate for 
future technological nodes. Moreover, there is still plenty of work in extending and 
optimizing the numerical techniques which have been used in this work as well as 
 131 
 
adding capabilities to model carrier transport in the valence band of p-type nanowire 
FETs and capturing the strain effects. 
 
